




# STULPI01A, STULPI01B

## High-speed USB On-The-Go ULPI transceiver

Datasheet – production data

### Features

- USB-IF high-speed certified to the universal serial bus specification rev. 2.0
- Meets the requirements of the universal serial bus specification rev. 2.0, On-The-Go supplement to the USB 2.0 specification 1.0a and ULPI transceiver specification 1.1
- Standard ULPI (UTMI+ low pin interface) 1.1 digital interface
- Fully compliant with ULPI 1.1 register set
- External square wave clock with  $V_{DVIO}$  amplitude must be applied to oscillator input XI
- Supports 480 Mbit/s High-speed, 12 Mbit/s Full-speed and 1.5 Mbit/s Low-speed modes of operation
- Supports 2.7 V UART mode
- Supports session request protocol (SRP) and host negotiation protocol (HNP) for dual-role device features
- Ability to control external charge pump for higher VBUS currents
- Single supply, +3 V to +4.5 V voltage range
- Integrated dual voltage regulator to supply internal circuits with stable 3.3 V and 1.2 V
- Integrated overcurrent detector
- Integrated HS termination and FS/LS/OTG pull-up/pull-down resistors
- Integrated USB 2.0 “short-circuit withstand” protection
- Power-down mode with very low-power consumption for battery-powered devices
- Ideal for system ASICs with built-in USB host, device or OTG cores
- Available in  $\mu$ TFBGA36 RoHS package
- –40 to 85 °C operating temperature range



### Applications

- Mobile phones
- PDAs
- MP3 players
- Digital still cameras
- Set-top box
- Portable navigation devices

### Description

The STULPI01 is a high-speed USB 2.0 transceiver compliant with ULPI (UTMI+ low pin interface) and OTG (On-The-Go) specifications, providing a complete physical layer solution for any high-speed USB host, device or OTG dual-role core. It allows USB ASICs to interface with the physical layer of the USB through a 12-pin interface. It contains VBUS comparators, an ID line detector, USB differential drivers and receivers and a complete ULPI register map and interrupt generator. The STULPI01 transceiver is suitable for mobile applications and battery-powered devices because of its low-power consumption, Power-down operating mode and minimal die/package dimensions.

# Contents

<b>1</b>	<b>Application diagrams</b>	<b>6</b>
<b>2</b>	<b>Bump configuration</b>	<b>7</b>
<b>3</b>	<b>Maximum ratings</b>	<b>9</b>
<b>4</b>	<b>Electrical characteristics</b>	<b>10</b>
<b>5</b>	<b>Timing diagram</b>	<b>17</b>
<b>6</b>	<b>Block description</b>	<b>18</b>
6.1	Oscillator and PLL	18
6.2	Voltage reference	18
6.3	Power-on reset (POR)	18
6.4	UTMI + CORE	18
6.5	ULPI wrapper	18
6.6	External charge pump	19
6.7	VBUS comparators and VBUS overcurrent (OC) detector	19
6.8	VB_REF_FAULT pin	19
6.9	Voltage regulator	20
6.10	ID detector	20
6.11	USB 2.0 PHY	20
6.12	Power saving features	21
6.13	Modes of operation	21
6.13.1	ULPI synchronous mode	21
6.13.2	6-pin FS/LS serial mode	21
6.13.3	3-pin FS/LS serial mode	21
6.14	Car Kit (UART) mode	22
6.15	Low-power mode	22
6.16	Power-down mode	23

---

6.17	VIO OFF mode .....	23
6.18	Startup procedure .....	23
6.18.1	ULPI device detection .....	23
6.18.2	SDR mode selection .....	23
6.18.3	External clock detection .....	24
6.18.4	Reset behavior .....	24
6.18.5	Interface protection .....	24
6.18.6	Software reset .....	24
6.18.7	High-speed mode entry .....	25
<b>7</b>	<b>State transitions .....</b>	<b>28</b>
<b>8</b>	<b>ULPI registers .....</b>	<b>30</b>
<b>9</b>	<b>Package mechanical data .....</b>	<b>39</b>
<b>10</b>	<b>Order codes .....</b>	<b>42</b>
<b>11</b>	<b>Revision history .....</b>	<b>43</b>

## List of tables


Table 1.	Bill of materials - external components . . . . .	6
Table 2.	Pinout and bump description . . . . .	7
Table 3.	Absolute maximum ratings . . . . .	9
Table 4.	Thermal data . . . . .	9
Table 5.	Recommended operating conditions . . . . .	9
Table 6.	Electrical characteristics . . . . .	10
Table 7.	Switching characteristics . . . . .	14
Table 8.	High-speed driver eye pattern . . . . .	16
Table 9.	VB_REF_FAULT configuration bit settings . . . . .	20
Table 10.	Car kit signals mapping . . . . .	22
Table 11.	Low-power mode . . . . .	23
Table 12.	USB state transitions . . . . .	28
Table 13.	ULPI register map overview . . . . .	30
Table 14.	Register access legend . . . . .	30
Table 15.	Vendor and product ID . . . . .	31
Table 16.	Power control register . . . . .	31
Table 17.	Function control register . . . . .	32
Table 18.	Interface control register . . . . .	33
Table 19.	OTG control register . . . . .	34
Table 20.	USB interrupt enable rising register . . . . .	35
Table 21.	USB interrupt enable falling register . . . . .	36
Table 22.	USB interrupt status register . . . . .	36
Table 23.	USB interrupt latch register . . . . .	37
Table 24.	Setting rules for interrupt latch register . . . . .	37
Table 25.	Debug register . . . . .	38
Table 26.	Scratch register . . . . .	38
Table 27.	Car kit control register . . . . .	38
Table 28.	μTFBGA36 mechanical data . . . . .	40
Table 29.	Tape and reel μTFBGA36 mechanical data . . . . .	41
Table 30.	Order codes . . . . .	42
Table 31.	Document revision history . . . . .	43

## List of figures

Figure 1.	Peripheral only, configuration with external clock. . . . .	6
Figure 2.	Pin connections . . . . .	7
Figure 3.	High-speed driver eye pattern . . . . .	16
Figure 4.	Rise and fall time . . . . .	17
Figure 5.	Simplified block diagram. . . . .	17
Figure 6.	VB_REF_FAULT pin functionality. . . . .	20
Figure 7.	USB 2.0 PHY block diagram. . . . .	21
Figure 8.	Startup sequence . . . . .	25
Figure 9.	RESETn behavior . . . . .	26
Figure 10.	High-speed mode entry . . . . .	26
Figure 11.	UART mode entry (2.7 V) . . . . .	27
Figure 12.	UART mode exit (2.7 V) . . . . .	27
Figure 13.	μTFBGA36 package outline . . . . .	40
Figure 14.	Tape and reel μTFBGA36 package outline . . . . .	41

# 1 Application diagrams

Figure 1. Peripheral only, configuration with external clock



AM04944v2

Table 1. Bill of materials - external components

Qty.	Symbol	Value	Description
1	C <sub>F1</sub>	0.1 - 1 μF	Filtering capacitor. Suggested components: Murata 10 V X5R (GRM188R61A105KA61) or Murata 10 V Y5V (GRM188F51A105ZA01) or TAIYO YUDEN 25 V X5R (TMK107BJ105KA)
2	C <sub>F4</sub>	0.1 - 1 μF	Filtering capacitor. Suggested components: Murata 10 V X5R (GRM188R61A105KA61) or Murata 10 V Y5V (GRM188F51A105ZA01) or TAIYO YUDEN 25 V X5R (TMK107BJ105KA)
1	C <sub>F2</sub>	1 μF - 1.5 μF	Filtering capacitor. Suggested components: Murata 10 V X5R (GRM188R61A105KA61) or Murata 10 V Y5V (GRM188F51A105ZA01) or TAIYO YUDEN 25 V X5R (TMK107BJ105KA)
1	C <sub>F3</sub>	1 - 4.7 μF	Filtering capacitor. Suggested components: Murata 10 V Y5V (GRM188F51A475ZE20) or TAIYO YUDEN 6.3 V X5R (JMK107BJ475KA)
1	C <sub>T</sub>	4.7 μF	Tank capacitor
1	R <sub>REF</sub>	12 kΩ	Reference resistor ±1%
1	E1		USBULC6-2F3
1	E2		ESDA14V2-2BF3
1	R <sub>BUS</sub>	2.2 kΩ	Series overvoltage protection resistor

## 2 Bump configuration

Figure 2. Pin connections




Table 2. Pinout and bump description

Bump	Symbol	Type	Description
B1	D0	I/O	Data bit [0] ( $V_{DVIO}$ referred). UART TXD signal.
A1	D1	I/O	Data bit [1] ( $V_{DVIO}$ referred). UART RXD signal.
A2	D2	I/O	Data bit [2] ( $V_{DVIO}$ referred). UART reserved pin.
A3	D3	I/O	Data bit [3] ( $V_{DVIO}$ referred). UART active high interrupt indication.
A4	CLK	O	Clock out ( $V_{DVIO}$ referred)
A5	D4	I/O	Data bit [4] ( $V_{DVIO}$ referred)
A6	D5	I/O	Data bit [5] ( $V_{DVIO}$ referred)
B6	D6	I/O	Data bit [6] ( $V_{DVIO}$ referred)
C6	D7	I/O	Data bit [7] ( $V_{DVIO}$ referred)
D6	STP	I	ULPI stop signal ( $V_{DVIO}$ referred)
D5	NXT	O	ULPI next signal ( $V_{DVIO}$ referred)
E5	DIR	O	ULPI direction signal ( $V_{DVIO}$ referred)
C3	CSn/PWRDN	I	Chip select active low, power-down active high
C4	RESETn	I	Active low asynchronous reset
D1	DP	I/O	Positive data line of the USB. 5 V tolerant.
C1	DM	I/O	Negative data line of the USB. 5 V tolerant.
D3	ID	I	ID pin of the USB connector for initial device role selection. 5 V tolerant.
F4	VBUS	I/O	$V_{BUS}$ line of the USB interface, requires an external capacitor of 4.7 $\mu$ F.

Table 2. Pinout and bump description (continued)

Bump	Symbol	Type	Description
F1	NC		Not connected
F2	NC		Not connected.
E2	VB_REF_FAULT	I	Voltage reference for internal OC detector input or digital input from external OC detector ( $V_{3V3V}$ referred). 5 V tolerant.
D4	PSWn	O	External charge pump control, active low. 5 V tolerant, open drain.
F5	XI	I	External clock input ( $V_{DVIO}$ referred).
F6	XO	O	XO pin must be left floating or grounded (crystal is not supported).
F3	VBAT	PWR	Battery power input for the LDO (3 V – 4.5 V). Bypass $V_{BAT}$ to GND with a 1 $\mu$ F capacitor.
E3	3V3V	PWR	3.3 V LDO output. Bypass 3V3V to GND with a 1.5 $\mu$ F capacitor.
E6	1V2V	PWR	1.2 V LDO output. Bypass 1V2V to GND with a 1.5 $\mu$ F capacitor.
C2	RREF	I/O	Reference resistor (12 k $\Omega$ $\pm$ 1%)
B2/B3/B5	$V_{DVIO}$	PWR	Digital I/O supply voltage. Bypass each $V_{DVIO}$ to GND with a 100 nF-1 $\mu$ F capacitor. Balls B2-B5 can share common capacitor.
C5/D2	GND	PWR	Ground
B4/E4/E1	GND	PWR	Ground



### 3 Maximum ratings

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>DVIO</sub>	Digital I/O supply voltage	-0.3 to +4.0	V
V <sub>1V2</sub>	Digital core supply voltage (provided internally by LDO)	-0.3 to +1.4	V
V <sub>3V3</sub>	Analog supply voltage (provided internally by LDO)	-0.3 to +4.0	V
V <sub>BAT</sub>	Battery supply voltage	-0.3 to +7.0	V
V <sub>DCCDIG</sub>	DC voltage on digital pins (CLK, DIR, STP, NXT, D[0-7], RESETn, XI, CSn/PWRDN)	-0.3 to +4.0	V
V <sub>DCVBUS</sub>	DC voltage on 5 V tolerant pins (VBUS, VB_REF_FAULT, DP, DM, ID)	-0.3 to +5.5	V
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
V <sub>ESD-HBM</sub>	Electrostatic discharge voltage on all pins (according to JESD22-A114-B)	±2.0	kV

*Note:* Absolute maximum ratings are those values above which damage to the device may occur. Functional operation under these conditions is not implied. All voltages are referenced to GND.

**Table 4. Thermal data**

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient (simulated value as per JEDEC JSD51)	113.8	°C/W
R <sub>thJC</sub>	Thermal resistance junction-case (simulated value as per JEDEC JSD51)	47	°C/W
R <sub>thJB</sub>	Thermal resistance junction-base (simulated value as per JEDEC JSD51)	66.2	°C/W

**Table 5. Recommended operating conditions**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>BAT</sub>	Battery supply voltage	3.0	3.6	4.5	V
V <sub>DVIO</sub>	Digital I/O supply voltage	1.65	1.80	3.6	V
T <sub>A</sub>	Operating temperature range	-40		+85	°C
C <sub>T</sub>	Tank capacitor	1	4.7	6.5	µF
R <sub>REF</sub>	External reference resistor	11.88	12	12.12	kΩ
XTAL	External square wave (01A, 01B versions)	19.2 or 26			MHz
	Recommended rise/fall time	4			ns

## 4 Electrical characteristics

Table 6. Electrical characteristics

Symbol	Parameter	Test conditions <sup>(1)</sup>	Min.	Typ.	Max.	Unit
<b>Power consumption</b>						
$I_{BAT}$	Supply current	Active mode (USB bus idle)		15		mA
		Active mode (FS transmission, 12 Mb/s traffic)			30	mA
		Active mode (HS transmission)			50	mA
		Suspend mode (not including DP pull-up current, external clock stopped)		120		$\mu$ A
		UART mode (no transmission)		15		mA
		Power-down mode		0.4	2	$\mu$ A
		VIO OFF mode ( $V_{DVIO} = 0$ )		0.4	2	$\mu$ A
$I_{DVIO}$	ULPI bus supply current $V_{DVIO}$	Power-down mode		0.1	10	$\mu$ A
		Active mode, 4 pF load		1.8		mA
<b>Logic inputs and outputs</b>						
$C_{ULPIIN}$	ULPI port I/O capacitance			2.4	3.5	pF
$V_{OH}$	High level output voltage (ULPI bus)	$I_{OH} = -2$ mA	$V_{DVIO} - 0.15$			V
$V_{OL}$	Low level output voltage (ULPI bus)	$I_{OL} = +2$ mA			0.15	V
$I_{OZH\_PSWn}$	High level output leakage (PSWn)	$V_{OH\_PSWn} = 3.3$ V power switch disabled			1.0	$\mu$ A
$V_{OL\_PSWn}$	Low level output voltage (PSWn)	$I_{OL} = +2$ mA power switch enabled			0.15	V
$V_{IH}$	High level input voltage (ULPI port and RESETn)		$0.65 \times V_{DVIO}$			V
$V_{IL}$	Low level input voltage (ULPI port and RESETn)				$0.35 \times V_{DVIO}$	V
$I_{IH}$	High level input leakage current	$V_{IH} = V_{DVIO} - 0.2$ V			$\pm 1.0$	$\mu$ A

Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{IL}$	Low level input leakage current	$V_{IL} = 0.2\text{ V}$			$\pm 1.0$	$\mu\text{A}$
$V_{PDH}$	High level input voltage (CSn/PWRDN pin)	$V_{BAT} = 3.0\text{ V to } 4.5\text{ V}$	1.4			V
$V_{PDL}$	Low level input voltage (CSn/PWRDN pin)	$V_{BAT} = 3.0\text{ V to } 4.5\text{ V}$			0.4	V
$I_{PDH}$	High level input leakage current (CSn/PWRDN pin)	$V_{PD} = 1.4\text{ V}, V_{BAT} = 4.5\text{ V}$			$\pm 1.0$	$\mu\text{A}$
$I_{PDL}$	Low level input leakage current (CSn/PWRDN pin)	$V_{PD} = 0.4\text{ V}, V_{BAT} = 4.5\text{ V}$			$\pm 1.0$	$\mu\text{A}$
$V_{FAULTH}$	High level input voltage (VB_REF_FAULT pin)	Overcurrent_PD bit is set	$0.65 \times V_{3V3}$			V
$V_{FAULTL}$	Low level input voltage (VB_REF_FAULT pin)	Overcurrent_PD bit is set			$0.15 \times V_{3V3}$	V
$R_{IN\_VB\_REF}$	VB_REF_FAULT pin input resistance		112	148	168	k $\Omega$
$V_{XI\_HYST\_EXT}$	External clock input hysteresis	XO = '0' at reset		500		mV
$V_{XIH}$	High level input voltage (XI pin)	XO = '0' at reset	$0.65 \times V_{DVIO}$			V
$V_{XIL}$	Low level input voltage (XI pin)	XO = '0' at reset			$0.15 \times V_{DVIO}$	V
<b>VBUS</b>						
$V_{BUS\_LKG}$	VBUS leakage voltage	No load			200	mV
$R_{VBUS}$	VBUS input impedance		40		100	k $\Omega$
$V_{BUS\_VLD}$	VBUS valid comparator threshold	1 k $\Omega$ series resistors	4.4	4.75		V
$V_{SESS\_VLD}$	Session valid comparator threshold for both A and B device	Low to high transition	0.8	1.45	2.0	V
		High to low transition		1.25		V
$V_{SESS\_END}$	Session end comparator threshold		0.2		0.8	V
$R_{VBUS\_PU}$	VBUS charge pull-up resistance		650	950	1150	$\Omega$
$R_{VBUS\_PD}$	VBUS discharge pull-down resistance		800	1250	1500	$\Omega$

Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>Overcurrent detector</b>						
$V_{OC}$	Overcurrent trip threshold $V_{B\_REF\_FAULT} - V_{BUS}$	$V_{OC} = V_{B\_REF\_FAULT} - V_{BUS}$	20	45	95	mV
<b>ID</b>						
$I_{ID\_PU}$	ID pin pull-up current	$V_{ID} = 0\text{ V}$		70		$\mu\text{A}$
$R_{ID\_GND}$	ID line short resistance to detect ID GND state				1	$\text{k}\Omega$
$R_{ID\_FLOAT}$	ID line short resistance to detect ID FLOAT state		100			$\text{k}\Omega$
<b>UART mode (2.7 V <math>\pm</math> 5%)</b>						
$V_{OH\_UART}$	High level output voltage (D1, D3)	$I_{OH} = -2\text{ mA}$	$V_{DVIO} - 0.15$			V
$V_{OL\_UART}$	Low level output voltage (D1, D3)	$I_{OL} = +2\text{ mA}$			0.15	V
$V_{IH\_UART\_D0}$	High level input voltage (D0)		$0.65 \times V_{DVIO}$			V
$V_{IL\_UART\_D0}$	Low level input voltage (D0)				$0.35 \times V_{DVIO}$	V
$V_{OH\_DFMS}$	High level output voltage (DP)	$I_{OH} = -2\text{ mA}$	2.16		2.85	V
$V_{OL\_DFMS}$	Low level output voltage (DP)	$I_{OL} = +2\text{ mA}$ , Pull-up = 10 $\text{k}\Omega$	-0.10		0.37	V
$V_{IH\_DTMS}$	High level input voltage (DM)		2.0		3.0	V
$V_{IL\_DTMS}$	Low level input voltage (DM)		-0.3		0.81	V
<b>Full-speed/low-speed driver</b>						
$Z_{DRV}$	Output impedance (acting also as high-speed termination)		40.5		49.5	$\Omega$
$V_{OH\_DRV}$	High level output voltage	$R_{LH} = 14.25\text{ k}\Omega$	2.8		3.6	V
$V_{OL\_DRV}$	Low level output voltage	$R_{LL} = 1.425\text{ k}\Omega$	0.0		0.3	V
$V_{CRS}$	Driver crossover voltage	$C_{LOAD} = 50\text{ to }600\text{ pF}^{(2)}$	1.3	1.67	2.0	V
<b>High-speed driver</b>						
$V_{HSOI}$	HS idle level		-10		10	mV
$V_{HSDPJ}$	HS data DP J state level	<sup>(2)</sup>	380		440	mV
$V_{HSDK}$	HS data DP K state level		-10		10	mV

Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>HSDNJ</sub>	HS data DN J state level	(2)	380		440	mV
V <sub>HSDNK</sub>	HS data DN K state level		-10		10	mV
V <sub>CHIRPJ</sub>	Chirp J level (differential voltage)	(2)	700		1100	mV
V <sub>CHIRPK</sub>	Chirp K level (differential voltage)		-900		-500	mV
<b>Full-speed/Low-speed receivers</b>						
V <sub>DI</sub>	Diff. receiver input sensitivity (V <sub>DP</sub> -V <sub>DM</sub> )	V <sub>CM</sub> = 0.8 to 2.5 V	200			mV
V <sub>SE_TH</sub>	SE receivers switching threshold	Low to high transition	0.8	1.6	2.0	V
		High to low transition	0.8	1.1	2.0	V
R <sub>INP</sub>	Input resistance	PU/PD resistors deactivated	300			kΩ
C <sub>IN</sub>	Input capacitance	(2)			5	pF
ΔC <sub>IN</sub>	Difference in capacitance between DP and DM input				10	%
V <sub>DT_LKG</sub>	Data line leakage voltage	R <sub>PU_EXT</sub> = 300 kΩ			342	mV
<b>High-speed receiver</b>						
V <sub>HSSQ</sub>	HS squelch detector threshold		100		150	mV
V <sub>HSDSC</sub>	HS disconnect detection threshold		525		625	mV
V <sub>HSCM</sub>	HS data signaling common mode volt. range	(2)	-50		500	mV
V <sub>HSTERM</sub>	Termination voltage in HS	(2)	-10		10	mV
<b>Data pull-up/pull-down resistors</b>						
R <sub>PU</sub>	Data line pull-up resistance (DP, DM)		1.425			kΩ
V <sub>IHZ</sub>	FS idle high level voltage		2.7			V
R <sub>PD</sub>	Data line pull-down resistance (DP, DM)		14.25		24.8	kΩ
<b>Voltage regulator</b>						
3V3V	3.3 V internal power supply voltage	V <sub>BAT</sub> = 3.6 V, Active mode	3.26	3.4	3.54	V
1V2V	1.2 V internal power supply voltage	V <sub>BAT</sub> = 3.6 V, Active mode	1.187	1.25	1.31	V

1. Characteristics measured over recommended operating conditions unless otherwise noted. All typical values are referred to T<sub>A</sub> = 25 °C, V<sub>DVIO</sub> = 1.8 V, V<sub>BAT</sub> = 3.6 V, R<sub>REF</sub> = 12 kΩ, C<sub>T</sub> = 4.7 μF.

2. Guaranteed by design.

Table 7. Switching characteristics

Symbol	Parameter	Test conditions <sup>(1)</sup>	Min.	Typ.	Max.	Unit
<b>Reset</b>						
t <sub>RESETEXT</sub>	Width of reset pulse on RESETn pin		10			µs
<b>UART mode</b>						
t <sub>RISE</sub>	Switching time (max. low to min. high)	C <sub>LOAD</sub> = 185 pF			215	ns
t <sub>FALL</sub>	Switching time (min. high to max. low)	C <sub>LOAD</sub> = 185 pF			215	ns
t <sub>PD_RX</sub>	Delay time (50% DM to 50% D1)	C <sub>L</sub> = 10 pF			60	ns
t <sub>PD_TX</sub>	Delay time (50% D0 to 50% DP)				60	ns
t <sub>UARTON2V7</sub>	Turn-on time for TXD line (2V7)	UART_2V7 = 1 measured from DIR assertion		2	2.5	ms
t <sub>UARTOFF2V7</sub>	Turn-off time for TXD line (2V7)	UART_2V7 = 1 measured from STP assertion			1	µs
t <sub>UARTON</sub>	Turn-on time for TXD line	UART_2V7 = 0 measured from DIR assertion			60	ns
t <sub>UARTOFF</sub>	Turn-off time for TXD line	UART_2V7 = 0 measured from DIR de-assertion			60	ns
<b>Low-speed driver</b>						
t <sub>LR</sub>	Data signal rise time	C <sub>LOAD</sub> = 600 pF	75	100	300	ns
t <sub>LF</sub>	Data signal fall time	C <sub>LOAD</sub> = 600 pF	75	100	300	ns
RFM <sub>LS</sub>	Rise and fall time matching		-20		20	%
DR <sub>LS</sub>	Low-speed data rate		1.49925		1.50075	Mb/s
t <sub>DDJ1</sub>	Data jitter to next transition	Includes freq. tolerances	-25		25	ns
t <sub>DDJ2</sub>	Data jitter for paired transitions	Includes freq. tolerances	-14		14	ns
t <sub>LEOPT</sub>	SE0 interval of EOP		1250		1500	ns
<b>Full-speed driver</b>						
t <sub>FR</sub>	Data signal rise time	C <sub>LOAD</sub> = 50 pF	4		20	ns
t <sub>FF</sub>	Data signal fall time	C <sub>LOAD</sub> = 50 pF	4		20	ns
RFM <sub>FS</sub>	Rise and fall time matching		-10		+10	%
DR <sub>HS</sub>	Full-speed data rate		11.994		12.006	Mb/s
t <sub>DJ1</sub>	Data jitter to next transition	Includes freq. tolerances	-3.5		3.5	ns
t <sub>DJ2</sub>	Data jitter for paired transitions	Includes freq. tolerances	-4		4	ns
t <sub>FEOPT</sub>	SE0 interval of EOP		160		175	ns
<b>Clock generation constants</b>						
t <sub>PLL</sub>	PLL lock time	(2)			200	µs
t <sub>DLL</sub>	DLL lock time	(2)			280	µs


Table 7. Switching characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>High-speed driver</b>						
$t_{HSR}$	Data rise time		500			ps
$t_{HSF}$	Data fall time		500			ps
	Waveform requirements including jitter		Specified by eye pattern ( <i>Figure 3</i> )			
$DR_{HS}$	High-speed data rate		479.76		480.24	Mb/s
<b>ULPI interface</b>						
<b>CLOCK (measured on CLK pin)</b>						
$f_{START\_U}$	Frequency (first transition)	(2)	54	60	66	MHz
$f_{STEADY\_U}$	Frequency (steady-state)		59.97	60	60.03	MHz
$D_{START\_U}$	Duty cycle (first transition)		40	50	60	%
$D_{STEADY\_U}$	Duty cycle (steady-state)	(2)	45	50	55	%
$T_{STEADY\_U}$	Time to reach steady-state frequency and duty cycle after first transition	(2)			1.4	ms
$T_{JITTER\_U}$	Jitter			400		ps
$t_{SCLK60OUT}$	Clock startup time	Measured from assertion of STP during suspend, or after release of RESETn pin	250		900	$\mu$ s
<b>ULPI control signals (SDR mode)<sup>(2)</sup></b>						
$T_{SC\_U}$	Control in setup time	$C_{LOAD} = 15 \text{ pF}$ $V_{DVIO} = 1.65 - 3.6 \text{ V}$	6.0			ns
$T_{HC\_U}$	Control in hold time		0.0			ns
$T_{DC\_U}$	Control output delay				9.0	ns
<b>ULPI data signals (SDR mode)<sup>(2)</sup></b>						
$T_{SD\_U}$	Data in setup time	$C_{LOAD} = 15 \text{ pF}$ $V_{DVIO} = 1.65 - 3.6 \text{ V}$	6.0			ns
$T_{HD\_U}$	Data in hold time		3.0			ns
$T_{DD\_U}$	Data output delay				9.0	ns

1. Over recommended operating conditions unless otherwise noted. All the typical values are referred to  $T_A = 25 \text{ }^\circ\text{C}$ ,  $V_{DVIO} = 1.8 \text{ V}$ ,  $V_{BAT} = 3.6 \text{ V}$ ,  $C_T = 4.7 \text{ }\mu\text{F}$ .

2. Guaranteed by design.

Figure 3. High-speed driver eye pattern



AM04946v2

Table 8. High-speed driver eye pattern


Parameter	Level 1	Level 2	Point 1	Point 2	Point 3	Point 4	Point 5	Point 6
Voltage level (DP – DM)	525 mV <sup>(1)</sup> 475 mV	-525 mV <sup>(1)</sup> -475 mV	0 V	0 V	300 mV	300 mV	-300 mV	-300 mV
Time (% of unit interval)			5%	95%	35%	65%	35%	65%

1. This value is valid for unit intervals following a transition. For all other intervals the other value is valid.




## 5 Timing diagram

Figure 4. Rise and fall time



CS26080

Figure 5. Simplified block diagram



AM04947v2

## 6 Block description

The STULPI01 integrates a comparator for the VBUS, ID line detector, differential HS data driver, differential and single-ended receivers, low dropout voltage regulators, and control logic.

The STULPI01 provides a complete solution for the connection of a digital USB host/device/OTG controller to a USB bus.

### 6.1 Oscillator and PLL

An external clock (digital square wave  $V_{DVIO}$  referred) driven into XI must be used (version STULPI01A or STULPI01B).

The PLL internally produces all frequencies needed for operation:

- 60-MHz clock for the UTMI core and ULPI interface controller
- 1.5 MHz for low-speed USB data
- 12 MHz for full-speed USB data
- 480 MHz for high-speed USB data
- Other internal frequencies for data conversion and data recovery.

### 6.2 Voltage reference

This block provides the precise reference voltage needed by the internal circuit. It requires a 12 k $\Omega$  +/- 1% resistor connected to the R<sub>REF</sub> pin.

### 6.3 Power-on reset (POR)

The power-on reset circuit generates a reset pulse upon power-up which is used to initialize the entire digital logic. Power-on reset senses the  $V_{3V3V}$  and  $V_{1V2V}$  voltage. During the power-on reset pulse, the ULPI pins are in a high impedance state with pull-down/pull-up resistors disabled.

### 6.4 UTMI + core

This is the digital heart of the chip and performs the bit-stuffing, NRZI decoding and serial to parallel conversion during receive and the reverse operation during transmit for HS and FS/LS.

### 6.5 ULPI wrapper

This implements the ULPI related protocol and conversion from UTMI+ to ULPI interface. This block also implements the interrupt logic and complete ULPI register set.

## 6.6 External charge pump

It is possible to use an external charge pump or power switch controlled by the PSWn pin (active low open drain). This functionality is controlled by DrvVbus and DrvVbusExternal ULPI OTG control register bits.

## 6.7 V<sub>BUS</sub> comparators and V<sub>BUS</sub> overcurrent (OC) detector

These comparators monitor the V<sub>BUS</sub> voltage.

V<sub>BUS</sub> valid status signals that the voltage is above the V<sub>BUS\_VLD</sub> level (4.4 V). Session valid status signals that the V<sub>BUS</sub> voltage is above the V<sub>SESS\_VLD</sub> level (0.8 to 2.0 V). Session end detector signals that V<sub>BUS</sub> voltage is below V<sub>SESS\_END</sub> level.

The STULPI01 also implements an embedded V<sub>BUS</sub> overcurrent detector which compares V<sub>BUS</sub> voltage to the external analog 5 V reference signal applied to the VB\_REF\_FAULT pin.

## 6.8 VB\_REF\_FAULT pin

V<sub>BUS</sub> overcurrent conditions can be monitored by either an internal or external OC detector. The internal OC detector is enabled when the overcurrent\_PD bit in the power control register (vendor-specific area) is set to 0b and Use External VBUS Indicator is set to 1b. In this mode, the VB\_REF\_FAULT pin functions as the input of the analog reference for internal overcurrent detector.

If the external charge pump is already equipped with an overcurrent detector, its output can be also monitored through the VB\_REF\_FAULT pin, but the overcurrent\_PD bit must be set to 1b. In this mode, VB\_REF\_FAULT functions as the standard digital input pin with 5 V tolerance. Functionality of the VB\_REF\_FAULT pin can be seen in more detail in [Figure 6](#).

*Note:* After reset, the overcurrent\_PD bit is 1b, the internal overcurrent detector is disabled.

Figure 6. VB\_REF\_FAULT pin functionality




Table 9. VB\_REF\_FAULT configuration bit settings

RX CMD VBUS valid	Use External Vbus Indicator	Overcurrent_PD	Indicator Pass-Thru	Indicator complement
VBUSVLD	0	1	X	X
VBOC	1	0	1	X
VBOC and VBUSVLD	1	0	0	X
neg (FAULT)	1	1	1	0
FAULT	1	1	1	1
VBUSVLD and FAULT	1	1	0	1
VBUS_VLD and neg (FAULT)	1	1	0	0

## 6.9 Voltage regulator

The dual output ultra low dropout voltage regulator provides the power supply for analog and digital internal circuits. An external capacitor on both the 3V3V and 1V2V pins is needed for proper operation.

## 6.10 ID detector


This block provides the sensing of the status of the ID line. It is capable of detecting whether the pin is floating or tied to the ground.

## 6.11 USB 2.0 PHY

The USB 2.0 PHY block provides a complete physical layer transceiver for low-speed, full-speed, and high-speed USB operating modes. The analog part of this block deals with impedance adaptation, controlled voltage swing, and Common mode voltage generation

and sensing. The digital part consists of a serializer and deserializer, transforming serial bit stream to 8-bit parallel port, and finite state machine implementing the PHY protocol layer, bit stuffing, unstuffing, etc.

Figure 7. USB 2.0 PHY block diagram



AM04949v2

## 6.12 Power saving features

To reduce power consumption, the STULPI01 implements 2 Low-power modes of operation.

1. Low-power mode, which is defined in the ULPI specification.
2. Power-down mode to save more power in case USB function is not needed.

More information on these modes can be found in the following paragraphs.

## 6.13 Modes of operation

### 6.13.1 ULPI synchronous mode

The STULPI01 transceiver supports SDR mode operation (12-pin interface). The selection of SDR mode is performed during the startup reset procedure.

### 6.13.2 6-pin FS/LS serial mode

This mode is entered by writing to the corresponding bit in the Interface Control register.

### 6.13.3 3-pin FS/LS serial mode

This mode is entered by writing to the corresponding bit in the Interface Control register.

## 6.14 Car Kit (UART) mode

This mode is entered by writing to the Car Kit mode bit in the interface control register. The STULPI01 does not implement all features of Car Kit mode, only the UART functionality is preserved.

**Table 10. Car kit signals mapping**

Default car kit signals mapping (UART_DIR = 0)		
Signal	ULPI lines	USB lines
TXD	DATA[0] (input) ->	DM (output)
RXD	DATA[1] (output) <-	DP (input)
Reserved	DATA[2] (input)	
INT	DATA[3] (output)	
Car kit signals mapping (UART_DIR = 1)		
Signal	ULPI lines	USB lines
TXD	DATA[0] (input) ->	DP (output)
RXD	DATA[1] (output) <-	DM (input)
Reserved	DATA[2] (input)	
INT	DATA[3] (output)	

TXD or RXD paths are activated only when the corresponding bits TXD\_EN/RXD\_EN in car kit control register bits ([Table 23](#)) are set.

The UART\_2V7 bit controls the voltage level of UART signaling. If 2V7 volt signaling is used, after the UART mode is entered, PLL is disabled and the voltage on the regulator output starts to decrease to 2.7 V. After a time marked as  $t_{\text{UARTON2V7}}$ , the TXD output on the USB bus is enabled.

When leaving Car Kit mode, TXD is disabled immediately when the STP pin is asserted. The time required to exit Car Kit mode is equivalent to the time needed for PLL startup.

When 3.3 volt UART signaling is selected, the TXD line is enabled immediately after entering Car Kit mode, and disabled after exiting this mode.

*Note:* When Car Kit mode is used with 2V7 signaling, the PLL and output clock are always stopped regardless of the setting of the ClockSuspendM bit.

## 6.15 Low-power mode

The STULPI01 enters Low-power mode when the SuspendM bit in the interface control register is set to 0b. Most of the references are turned off, PLL and clock are turned off, but the full wake-up capability as defined in the ULPI specification is still maintained.

When in Low-power mode, the PHY drives D3-D0 with the signals listed in [Table 11](#). Line state is driven combinatorially from the SE receivers. The INT signal is asserted whenever any unmasked interrupt occurs. The PHY latches interrupt events directly from analog circuitry because the clock is powered down.

Table 11. Low-power mode

Signal	Map to	Dir	Description
Linestate (0)	D0	out	Driven combinatorially from SE receivers
Linestate (1)	D1	out	Driven combinatorially from SE receivers
Reserved	D2	out	Reserved
INT	D3	out	Active high interrupt indication. Asserted whenever any unmasked interrupt occurs.

Low-power mode is exited by asserting the STP pin high. PLL is started immediately, and when the clock becomes stable, it is passed on the output of the CLK pin. Then, after a minimum of 5 clock cycles, DIR is deasserted and Low-power mode is exited. The SuspendM bit is reset to 1b.

*Note:* The STP signal must be kept high until the DIR is deasserted, otherwise Low-power mode is not exited.

## 6.16 Power-down mode

Power-down mode is entered by asserting the CSn/PWRDN pin high. Internal voltage regulators are disabled, and the device has minimum possible power consumption. The STULPI01 has no wake-up capability or USB functionality during Power-down mode. This mode can be exited by deasserting the CSn/PWRDN pin. Voltage regulators are turned on and the internal power-on reset circuit resets the chip to initial state. ULPI interface pins are in high impedance state during Power-down mode.

## 6.17 VIO OFF mode

If  $V_{DVIO}$  is below the minimum value, VIO OFF mode is entered. The behavior of the device in VIO OFF mode is the same as in Power-down mode.

## 6.18 Startup procedure

### 6.18.1 ULPI device detection

The link detects ULPI device presence by sampling the DIR signal at the reset time ([Figure 8](#)). The NXT signal is '0' after reset to signal an 8-bit device to the link controller. CLK is '1' to signal a DDR capable device.

### 6.18.2 SDR mode selection

The STULPI01 samples the D0 line on the first rising edge of the output clock on the CLK pin. When the sampled value is '0', the STULPI01 remains in SDR mode.

SDR mode can be selected again only after hardware reset. During software reset mode, selection is not performed.

*Note:* **IMPORTANT:** The controller must not drive the DATA lines to a value other than 0x00 or 0x01 during the first rising edge of ULPI CLK, otherwise the behavior of the device may be undefined.

### 6.18.3 External clock detection

The square wave clock can be applied to the oscillator input. The input square wave clock amplitude is referenced to  $V_{DVI0}$ .

The XO pin can be left floating or grounded.

### 6.18.4 Reset behavior

A typical startup sequence is shown in [Figure 12](#).

The STULPI01 contains an internal power-on reset generator which senses the V3V3V and V1V2V voltage. Assertion of RESETn is not necessary for proper initialization. However, if required, this pin can be also used. The internal reset signal is the combination of the signal from the RESETn pin and the signal from the internal power-on reset circuit.

When RESETn is asserted, all internal registers are reset to their default values, the output DIR signal is driven to '1', and data lines are pulled low by weak pull-downs.

During reset, the STP pin can be driven low, high, or can be left floating. It is pulled up by internal pull-up and the ULPI interface enters a holding state.

During the reset state, the NXT signal is driven low and the CLK is driven high.

When the PLL is stabilized, the clock on the CLK pin is enabled, and DIR is deasserted.

*Note:* The minimum duration of the external reset signal is TRESETEXT. (See [Table 7](#)).

When internal POR reset is asserted, the reset procedure is equivalent to the RESETn signal, with the only exception being that the ULPI lines are in high impedance state. All pull-downs and pull-ups on the ULPI signals are also disabled.

### 6.18.5 Interface protection

The STULPI01 activates weak pull-downs on data lines and pull-up on the STP during reset and holding state. These are to provide interface protection during startup and anytime the link is not able to drive the ULPI lines properly.

The holding state is entered when the controller drives the STP for more than 1 clock cycle. Any command on the ULPI bus is ignored in this state. For more information see ULPI specification 1.1, section 3.12 (Safeguarding PHY input signals).

Interface protection can be switched off at any time after startup in order to save power, by writing the Interface Protect Disable bit in the Interface Control register to 1b.

### 6.18.6 Software reset

The STULPI01 supports software reset by writing the RESET bit in the function control register to 1b.

During software reset, DIR is asserted and the pull-down resistors on data lines are enabled, but the ULPI registers remain unaffected. Software reset initializes UTMI core logic only. Also, during software reset, external clock detection, SDR mode selection is not performed, and the clock is not turned off (PLL is not restarted).



Note: Software reset is not required in the startup procedure for the STULPI. The chip is ready for operation after the hardware reset procedure.

### 6.18.7 High-speed mode entry

In High-speed mode, the internal 480-MHz clock is generated by the DLL, which must be calibrated any time the device enters High-speed mode by writing '00' to the XcvrSel field in the Function Control register. During the DLL calibration, it is not possible to accept any commands, therefore, to avoid any communication problems with the controller, the clock on the ULPI interface is stopped. See [Figure 10](#) for more information.

Figure 8. Startup sequence




Figure 9. RESETn behavior




Figure 10. High-speed mode entry






Figure 11. UART mode entry (2.7 V)



AM04953v1

Figure 12. UART mode exit (2.7 V)



AM04954v1

# 7 State transitions

Table 12. USB state transitions

Signaling mode	Register settings					Resistor settings				
	XcvrSelect	TermSelect	OpMode	DpPulldown	DmPulldown	rpu_dp_en	rpu_dim_en	rpd_dp_en	rpd_dim_en	hsterm_en
<b>General settings</b>										
3-state drivers	XXb	Xb	01b	0b	0b	0b	0b	0b	0b	0b
3-state drivers with pull-down enabled	XXb	Xb	01b	1b	1b	0b	0b	1b	1b	0b
Power-up or $V_{bus} < V_{th}(SESEND)$	01b	0b	00b	1b	1b	0b	0b	1b	1b	0b
<b>Host settings</b>										
Host chirp	00b	0b	10b	1b	1b	0b	0b	1b	1b	1b
Host high-speed	00b	0b	00b	1b	1b	0b	0b	1b	1b	1b
Host full-speed	X1b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host HS/FS suspend	01b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host HS/FS resume	01b	1b	10b	1b	1b	0b	0b	1b	1b	0b
Host low-speed	10b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host low-speed suspend	10b	1b	00b	1b	1b	0b	0b	1b	1b	0b
Host low-speed resume	10b	1b	10b	1b	1b	0b	0b	1b	1b	0b
Host test_J/Test_K	00b	0b	10b	1b	1b	0b	0b	1b	1b	1b
<b>Peripheral settings</b>										
Peripheral chirp	00b	1b	10b	0b	0b	1b	0b	0b	0b	0b
Peripheral high-speed	00b	0b	00b	0b	0b	0b	0b	0b	0b	1b
Peripheral full-speed	01b	1b	00b	0b	0b	1b	0b	0b	0b	0b
Peripheral HS/FS suspend	01b	1b	00b	0b	0b	1b	0b	0b	0b	0b
Peripheral HS/FS resume	01b	1b	10b	0b	0b	1b	0b	0b	0b	0b
Peripheral low-speed	10b	1b	00b	0b	0b	0b	1b	0b	0b	0b
Peripheral low-speed suspend	10b	1b	00b	0b	0b	0b	1b	0b	0b	0b
Peripheral low-speed resume	10b	1b	10b	0b	0b	0b	1b	0b	0b	0b
Peripheral test_J/Test_K	00b	0b	10b	0b	0b	0b	0b	0b	0b	1b

Table 12. USB state transitions (continued)

Signaling mode	Register settings					Resistor settings				
	XcvrSelect	TermSelect	OpMode	DpPulldown	DmPulldown	rpu_dp_en	rpu_dm_en	rpdp_dp_en	rpdp_dm_en	hsterm_en
OTG device, peripheral chirp	00b	1b	10b	0b	1b	1b	0b	0b	1b	0b
OTG device, peripheral high-speed	00b	0b	00b	0b	1b	0b	0b	0b	1b	1b
OTG device, peripheral full-speed	01b	1b	00b	0b	1b	1b	0b	0b	1b	0b
OTG device, peripheral HS/FS suspend	01b	1b	00b	0b	1b	1b	0b	0b	1b	0b
OTG device, peripheral HS/FS resume	01b	1b	10b	0b	1b	1b	0b	0b	1b	0b
OTG device, peripheral, Test_J/Test_K	00b	0b	10b	0b	1b	0b	0b	0b	1b	1b

## 8 ULPI registers

**Table 13. ULPI register map overview**

Field name	Size (bits)	Address (6 bits)			
		Rd	Wr	Set	Clr
<b>Immediate register set</b>					
Vendor ID low	8	00h	-	-	-
Vendor ID high	8	01h	-	-	-
Product ID low	8	02h	-	-	-
Product ID high	8	03h	-	-	-
Function control	8	04-06h	04h	05h	06h
Interface control	8	07-09h	07h	08h	09h
OTG control	8	0A-0Ch	0Ah	0Bh	0Ch
USB interrupt enable rising	8	0D-0Fh	0Dh	0Eh	0Fh
USB interrupt enable falling	8	10-12h	10h	11h	12h
USB interrupt status register	8	13h	-	-	-
USB interrupt latch register	8	14h	-	-	-
Debug	8	15h	-	-	-
Scratch	8	16-18h	16h	17h	18h
Car kit control register	8	16-1Bh	19h	1Ah	1Bh
Reserved	8	1C-2Eh			
Access extended register set (see <a href="#">Table 14</a> )	8	-	2Fh	-	-
Reserved	8	30-3Ch			
Power control		3D-3Fh			
<b>Extended register set</b>		<b>Address (8 bits)</b>			
Maps to immediate register set above	8	00-3Fh			
Reserved	8	40-FFh			

**Table 14. Register access legend**

Access code	Expanded name	Meaning
rd	Read	Register can be read. Read-only if this is the only mode given.
wr	Write	Pattern on the data bus is written over all bits of the register.
s	Set	Pattern on the data bus is OR'd with the register value and written into the register.
c	Clear	Pattern on the data bus is a mask. If a bit in the mask is set, then the corresponding register bit is set to zero (cleared).

Table 15. Vendor and product ID

Register	Bits	Access	Address	Value	Description
VENDOR_ID_LOW	7:0	rd	00h	83 h	Lower byte of vendor ID.
VENDOR_ID_HIGH	7:0	rd	01h	04 h	Upper byte of vendor ID.
PRODUCT_ID_LOW	7:0	rd	02h	4b h	Lower byte of product ID number.
PRODUCT_ID_HIGH	7:0	rd	03h	4f h	Upper byte of product ID number.

Table 16. Power control register

Field name	Bits	Access	Reset	Description
Reserved	0	rd/wr/s/c	0b	Reserved. The link must never write a 1b to this bit.
Overcurrent_PD	1	rd/wr/s/c	1b	Power control of the internal overcurrent circuit. 0b: enables the overcurrent circuit. 1b: disables the overcurrent circuit.
UART_DIR	2	rd/wr/s/c	0b	0b: Txd on DM and Rxd on DP 1b: Txd on DP and Rxd on DM
UART_2V7	3	rd/wr/s/c	1b	0b: UART signaling at 3V3 1b: UART signaling at 2V7
Reserved	7:4	rd/wr/s/c	0b	Reserved. The link must never write a 1b to these bits.

*Note:* 3Dh-3Fh(Read), 3Dh(Write), 3Eh(Set), 3Fh(Clear). These addresses control various power aspects of the USB transceiver.

Table 17. Function control register

Field name	Bits	Access	Reset	Description
<b>XcvrSelect</b>	1:0	rd/wr/s/c	01b	Selects the required transceiver speed. 00b: enables HS transceiver 01b: enables FS transceiver 10b: enables LS transceiver 11b: enables FS transceiver for LS packets (FS preamble is automatically pre-pended) <b>Important note:</b> Every time XcvrSelect is changed to '00', the output ULPI clock is stopped for the time needed for internal DLL calibration.
<b>TermSelect</b>	2	rd/wr/s/c	0b	Controls the internal pull-up resistors or HS terminations. Control over these resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown, as shown in <a href="#">Table 24</a> .
<b>OpMode</b>	4:3	rd/wr/s/c	00b	Selects the required bit encoding style during transmit. 00b: normal operation 01b: non-driving 10b: disables bit-stuff and NRZI encoding 11b: does not automatically add SYNC and EOP when transmitting. Must be used only for HS packets.
<b>Reset</b>	5	rd/wr/s/c	0b	Active high transceiver reset. After the link sets this bit, the STULPI01 asserts DIR and reset the UTMI+ core. When the reset is complete, the STULPI01 de-asserts DIR and automatically clears this bit. After de-asserting DIR, the STULPI01 re-asserts DIR and sends an RX CMD update to the link. <b>Note:</b> If Reset bit is set to '1' and SuspendM bit is set to '0' in the same register access, SuspendM bit takes higher priority and the chip enters Low-power mode. Reset bit is cleared.
<b>SuspendM</b>	6	rd/wr/s/c	1b	Active low PHY suspend. Puts PHY into Low-power mode. The STULPI01 automatically sets this bit to '1' when Low-power mode is exited. 0b: Low-power mode 1b: Powered <b>Note:</b> If Reset bit is set to '1' and SuspendM bit is set to '0' in the same register access, SuspendM bit takes higher priority and the chip enters Low-power mode. Reset bit is cleared.
<b>Reserved</b>	7	rd/wr/s/c	0b	Reserved

*Note:* 04h-06h(Read), 04h(Write), 05h(Set), 06h(Clear). These addresses control UTMI function setting of the USB transceiver PHY.



Table 18. Interface control register

Field name	Bits	Access	Reset	Description
<b>6-pin FsLsSerialMode</b>	0	rd/wr/s/c	0b	Changes the ULPI interface to 6-pin Serial mode. The STULPI01 automatically clears this bit when Serial mode is exited. 0b: FS/LS packets are sent using parallel interface. 1b: FS/LS packets are sent using 6-pin serial interface.
<b>3-pin FsLsSerialMode</b>	1	rd/wr/s/c	0b	Changes the ULPI interface to 3-pin Serial mode. The STULPI01 automatically clears this bit when Serial mode is exited. 0b: FS/LS packets are sent using parallel interface. 1b: FS/LS packets are sent using 4-pin serial interface.
<b>CarKit mode</b>	2	rd/wr/s/c	0b	The STULPI01 does not support all the features of Car Kit mode. Only the UART functionality is implemented. 0b: disables serial Car Kit mode. 1b: enables serial Car Kit mode.
<b>ClockSuspendM</b>	3	rd/wr/s/c	0b	Active low clock suspend. Valid only in Serial mode and Car Kit mode. Powers down the internal clock circuitry. Valid only when SuspendM = 1b. The STULPI01 ignores ClockSuspend when SuspendM = 0b. By default, the clock is not powered in Serial and Car Kit modes. 0b: clock is not powered in Serial and Car Kit modes. 1b: clock is powered in Serial and Car Kit modes.
<b>Reserved</b>	4	rd/wr/s/c	0b	The STULPI01 does not implement auto-resume feature, because the clock can be restarted in less than 1ms.
<b>Indicator complement</b>	5	rd/wr/s/c	0b	Gives the command to invert the ExternalVbusIndicator signal, generating the complement output. 0b: The STULPI01 does not invert ExternalVbusIndicator signal 1b: STULPI01 inverts ExternalVbusIndicator signal.
<b>Indicator PassThru</b>	6	rd/wr/s/c	0b	Controls whether the complement output is qualified with the Internal VbusValid comparator before being used in the Vbus State in the RX CMD. 0b: complements output signal is qualified with the Internal VbusValid comparator. 1b: complements output signal is not qualified with the Internal VbusValid comparator.
<b>Interface protect disable</b>	7	rd/wr/s/c	0b	Controls circuitry for protecting the ULPI interface when the link 3-states STP and DATA. This bit is not intended to affect the operation of the holding state. Refer to Section 3.12 of ULPI specification 1.1 for more details. 0b: enables the interface protection circuit (default). 1b: disables the interface protection circuit. Interface protection circuit consists of pull-down resistors on DATA and pull-up resistors on STP.

Note: 07h-09h(Read), 07h(Write), 08h(Set), 09h(Clear). These addresses enable alternative interfaces and STULPI01 features.

Table 19. OTG control register

Field name	Bits	Access	Reset	Description
<b>IdPullup</b>	0	rd/wr/s/c	0b	Connects a pull-up to the ID line and enables sampling of the signal level. 0b: disables sampling of ID line. 1b: enables sampling of ID line.
<b>DpPulldown</b>	1	rd/wr/s/c	1b	Enables the 15 k $\Omega$ pull-down resistor on DP. 0b: pull-down resistor not connected to DP. 1b: pull-down resistor connected to DP.
<b>DmPulldown</b>	2	rd/wr/s/c	1b	Enables the 15 k $\Omega$ pull-down resistor on DM. 0b: pull-down resistor not connected to DM. 1b: pull-down resistor connected to DM.
<b>DischrgVbus</b>	3	rd/wr/s/c	0b	Discharges V <sub>BUS</sub> through a resistor. If the link sets this bit to 1, it waits for an RX CMD indicating SessEnd has transition from 0 to 1, and then resets this bit to 0 to stop the discharge. 0b: does not discharge V <sub>BUS</sub> 1b: discharges V <sub>BUS</sub>
<b>ChrgVbus</b>	4	rd/wr/s/c	0b	Charges V <sub>BUS</sub> through a resistor. Used for V <sub>BUS</sub> pulsing SRP. 0b: does not charge V <sub>BUS</sub> 1b: charges V <sub>BUS</sub>
<b>DrvVbus</b>	5	rd/wr/s/c	0b	Signals the internal charge pump or external supply to drive 5 V on V <sub>BUS</sub> . 0b: does not drive V <sub>BUS</sub> (default) 1b: drives 5 V on V <sub>BUS</sub>
<b>DrvVbus External</b>	6	rd/wr/s/c	0b	Selects between the internal and the external 5 V V <sub>BUS</sub> supply. 0b: drives V <sub>BUS</sub> using the internal charge pump (default). 1b: drives V <sub>BUS</sub> using external supply.
<b>UseExternal VbusIndicator</b>	7	rd/wr/s/c	0b	Tells STULPI01 to use an external V <sub>BUS</sub> overcurrent indicator. 0b: uses the internal OTG comparator or internal V <sub>BUS</sub> valid indicator (default) 1b: uses external V <sub>BUS</sub> valid indicator signal

Note: 0Ah-0Ch(Read), 0Ah(Write), 0Bh(Set), 0Ch(Clear). These addresses control UTMI + OTG functions of the PHY.

Table 20. USB interrupt enable rising register

Field name	Bits	Access	Reset	Description
Host disconnect rise	0	rd/wr/s/c	1b	Generates an interrupt event notification when host disconnect changes from low to high. Applicable only in Host mode (DpPulldown and DmPulldown both set to 1b).
VbusValid rise	1	rd/wr/s/c	1b	Generates an interrupt event notification when VbusValid changes from low to high.
SessValid rise	2	rd/wr/s/c	1b	Generates an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+AValid.
SessEnd rise	3	rd/wr/s/c	1b	Generates an interrupt event notification when SessEnd changes from low to high.
ID rise	4	rd/wr/s/c	1b	Generates an interrupt event notification when ID changes from low to high. ID is valid 50 ms after IdPullup is set to 1b, otherwise ID is undefined and should be ignored.
Reserved	7:5	rd/wr/s/c	0b	Reserved.

Note: 0Dh-0Fh(Read), 0Dh(Write), 0Eh(Set), 0Fh(Clear).

If set, the bits in this register cause an interrupt event notification to be generated when the corresponding PHY signal changes from low to high. By default, all transitions are enabled. RxActive and RxError must always be communicated immediately and so are not included in this register. Interrupt circuitry can be powered down in any mode when both rising and falling edge enables are disabled. To ensure interrupts are detectable when clock is powered down, the link should enable both rising and falling edges.

Table 21. USB interrupt enable falling register

Field name	Bits	Access	Reset	Description
Host disconnect fall	0	rd/wr/s/c	1b	Generates an interrupt event notification when the host disconnect changes from high to low. Applicable only in Host mode.
VbusValid fall	1	rd/wr/s/c	1b	Generates an interrupt event notification when VbusValid changes from high to low.
SessValid fall	2	rd/wr/s/c	1b	Generates an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+AValid.
SessEnd fall	3	rd/wr/s/c	1b	Generates an interrupt event notification when SessEnd changes from high to low.
ID fall	4	rd/wr/s/c	1b	Generates an interrupt event notification when ID changes from high to low. ID is valid 50 ms after IdPullup is set to 1b, otherwise ID is undefined and should be ignored.
Reserved	7:5	rd/wr/s/c	0b	Reserved

Note: Address 10h-12h(Read), 10h(Write), 11h(Set), 12h(Clear).

If set, the bits in this register cause an interrupt event notification to be generated when the corresponding PHY signal changes from high to low. By default, all transitions are enabled. RxActive and RxError must always be communicated immediately and so are not included in this register. Interrupt circuitry can be powered down in any mode when both rising and falling edge enables are disabled. To ensure interrupts are detectable when clock is powered down, the link should enable both rising and falling edges.

Table 22. USB interrupt status register

Field name	Bits	Access	Reset	Description
Host disconnect	0	rd	0b	Current value of UTMI+Host disconnect output. Applicable only in Host mode. Automatically reset to 0b when Low-power mode is entered.
VbusValid	1	rd	0b	Current value of UTMI+VbusValid output.
SessValid	2	rd	0b	Current value of UTMI+SessValid output. SessValid is the same as UTMI+AValid.
SessEnd	3	rd	0b	Current value of UTMI+SessEnd output.
ID	4	rd	0b	Current value of UTMI+ID output. ID is valid 50 ms after IdPullup is set to 1b, otherwise ID is undefined and should be ignored.
Reserved	7:5	rd	0b	Reserved

Note: Address 13h(Read-only).

These bits indicate the current value of the interrupt source signal. Interrupt circuitry can be powered down in any mode when both rising and falling edge enables are disabled. To ensure interrupts are detectable when clock is powered down, the link should enable both rising and falling edges.

**Table 23. USB interrupt latch register**

Field name	Bits	Access	Reset	Description
Host disconnect latch	0	rd	0b	Set to 1b by the STULPI01 when an unmasked event occurs on host disconnect. Cleared when this register is read. Applicable only in Host mode.
VbusValid latch	1	rd	0b	Set to 1b by the STULPI01 when an unmasked event occurs on VbusValid. Cleared when this register is read.
SessValid latch	2	rd	0b	Set to 1b by the STULPI01 when an unmasked event occurs on SessValid. Cleared when this register is read. SessValid is the same as UTMI+AValid.
SessEnd latch	3	rd	0b	Set to 1b by the STULPI01 when an unmasked event occurs on SessEnd. Cleared when this register is read.
ID latch	4	rd	0b	Set to 1b by the STULPI01 when an unmasked event occurs on ID. Cleared when this register is read. ID is valid 50 ms after ID is set to 1b, otherwise ID is undefined and should be ignored.
Reserved	7:5	rd	0b	Reserved

*Note: Address 14h(Read-only with auto-clear).*

These bits are set by the STULPI01 when an unmasked change occurs on the corresponding internal signal. The STULPI01 automatically clears all bits when the link reads this register, or when Low-power mode is entered. The STULPI01 also clears this register when Serial mode or Car Kit mode is entered regardless of the value of ClockSuspendM. The interrupt circuitry is powered down in any mode when both rising and falling edge enables are disabled. To ensure the interrupts are detectable when the clock is powered down, the link should enable both rising and falling edges.

The STULPI01 follows the rules in [Table 20](#) for setting any latch register bit. It is important to note that if the register read data is returned to the link in the same cycle that a USB interrupt latch bit is to be set, the interrupt condition is given immediately in the register read data and the latch bit is not set.

Note that it is optional for the link to read the USB interrupt latch register in Synchronous mode because the RX CMD byte already indicates the interrupt source directly.

**Table 24. Setting rules for interrupt latch register**

Input conditions		Resultant value of latch register bit
Register read data returned in current clock cycle	Interrupt latch bit is to be set in current clock cycle	
No	No	0
No	Yes	1
Yes	No	0
Yes	Yes	0

**Table 25. Debug register**

Field name	Bits	Access	Reset	Description
LineState0	0	rd	0b	Contains the current value of LineState(0)
LineState1	1	rd	0b	Contains the current value of LineState(1)
Reserved	7:2	rd	0b	Reserved

Note: Address 15h(Read-only) indicates the current value of various signals useful for debugging.

**Table 26. Scratch register**

Field name	Bits	Access	Reset	Description
Scratch	7:0	rd/wr/s/c	00b	Empty register byte for testing purposes. The software can read, write, set, and clear this register and the STULPI01 functionality is not affected.

Note: Address 16h-18h(Read), 16h(Write), 17h(Set), 18h(Clear).

**Table 27. Car kit control register**

Field name	Bits	Access	Reset	Description
Reserved	0	rd/wr/s/c	0b	
Reserved	1	rd/wr/s/c	0b	
TxdEn	2	rd/wr/s/c	0b	Enables TXD signal in Car Kit mode
RxdEn	3	rd/wr/s/c	0b	Enables RXD signal in Car Kit mode
Reserved	4	rd/wr/s/c	0b	
Reserved	5	rd/wr/s/c	0b	
Reserved	6	rd/wr/s/c	0b	
Reserved	7	rd/wr/s/c	0b	

Note: Address 19h-1Bh(Read), 19h(Write), 1Ah(Set), 1Bh(Clear).

## 9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

Figure 13.  $\mu$ TFBGA36 package outline





Table 28.  $\mu$ TFBGA36 mechanical data

Symbol	Dimensions					
	mm.			mils.		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.93	1.1	1.11	36.6	3.3	43.7
A1	0.15		0.25	5.9		9.8
A2	0.78		0.86	30.7		33.9
b	0.25	0.30	0.35	9.8	11.8	13.8
D	3.5	3.6	3.7	137.8	141.7	145.7
D1		2.5			98.4	
E	3.5	3.6	3.7	137.8	141.7	145.7
E1		2.5			98.4	
e		0.5			19.7	
F		0.55			21.7	



Figure 14. Tape and reel  $\mu$ TFBGA36 package outline



TaR-TFBGA36

1. Drawing not to scale.

Table 29. Tape and reel  $\mu$ TFBGA36 mechanical data

Symbol	Dimensions					
	mm.			inch.		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			330			12.992
C	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
T			14.4			0.567
Ao		3.9			0.154	
Bo		3.9			0.154	
Ko		1.50			0.059	
Po	3.9		4.1	0.154		0.161
P	7.9		8.1	0.311		0.319

## 10 Order codes

**Table 30. Order codes**

Order code	Key differences	Package	Packaging
STULPI01ATBR <sup>(1)</sup>	f <sub>OSC</sub> = 19.2 MHz, CSn/PWRDN = 0 "ON"	μTFBGA36 (3.6 x 3.6 mm typ.)	3000 parts per reel
STULPI01BTBR <sup>(1)</sup>	f <sub>OSC</sub> = 26 MHz, CSn/PWRDN = 0 "ON"	μTFBGA36 (3.6 x 3.6 mm typ.)	3000 parts per reel

1. All these versions need a digital external clock on the XI pin; the XO pin must be left floating or grounded (crystal is not supported).

## 11 Revision history

**Table 31. Document revision history**

Date	Revision	Changes
20-Jun-2008	1	First release.
24-Sep-2010	2	Replaced "IV8VIO" with "DVIO" throughout datasheet; updated <a href="#">Table 2</a> , <a href="#">3</a> , <a href="#">5</a> , <a href="#">7</a> ; updated ECOPACK <sup>®</sup> text in <a href="#">Section 9</a> ; reformatted document, minor textual changes.
26-Jan-2011	3	Updated <a href="#">Table 2</a> , <a href="#">3</a> , <a href="#">12</a> ; updated pin name to V <sub>DVIO</sub> throughout document; minor formatting changes.
07-Jun-2012	4	Updated <a href="#">Section 9</a> (data in <a href="#">Table 28</a> , titles of <a href="#">Figure 13</a> and <a href="#">Figure 14</a> , <a href="#">Table 28</a> and <a href="#">Table 29</a> ), minor text corrections throughout document.