

## Si5118 SmartClock™ Synthesizer

#### AEC-Q100 Qualified SmartClock™ Synthesizer

The Si5118 is a SmartClock Synthesizer intended for automotive electronics applications where health monitoring and fault detection functions of a reference clock are needed in between the frequency source and the intended endpoint. FPGAs, SoCs, and ASICs often include on-chip PLLs for frequency synthesis, which can supply output clocks to other endpoints within a system design. Si5118 monitors the health of those clocks, can output fault detection flags, and migrate to a redundant backup reference source if a fault is detected on the primary source. In the event of both primary input reference and backup redundant crystal reference frequencies fail, Si5118 enters into AlwaysOn mode to allow the output clocks to continue operating within +/-5% of the output frequency, enabling the system to continue sourcing reference clocks while entering a safe state.

#### Applications:

- ADAS ECUs
- · Automotive Networking/Gateways
- Digital Cockpit/IVI

- · Lidar/Radar Sensors
- · Automated Driving ECUs
- Camera/Vision Systems

#### **KEY FEATURES**

- · Input reference clock health monitoring
- · Fault detection output flags
- · Local backup reference source
- · Up to 7 reference clock outputs
- Frequency range: 16 50MHz
- · AlwaysOn mode
- Automotive grade 2: -40 to +105C
- 40-pin QFN
- AEC-Q100 qualified
- · AEC-Q006 qualified

### **Table of Contents**

1.	Features List												. 3
2.	Ordering Guide												. 4
3.	Functional Description												. 5
	3.1 Functional Block Diagram												. 5
	3.2 Modes of Operation												
	3.3 Inputs												. 7
	3.3.1 Crystal Reference												
	3.3.2 Primary Reference Input Clock 3.3.3 Input Selection												
	3.4 Outputs												
	3.4.1 Output Signal Format												
	3.4.2 Differential Output Terminations												
	3.4.3 LVCMOS Output Terminations												
	<ul><li>3.4.4 LVCMOS Output Signal Swing</li><li>3.4.5 LVCMOS Output Polarity</li></ul>												
	3.5 SmartClock Fault Detection Feature												
	3.6 Configuring Si5118												
	3.7 Minimizing Power Consumption .												
4.	Electrical Specifications												
	Pin Descriptions												
	Package Outline												30
	6.1 6x6mm 40-QFN Package Diagram												
	PCB Land Pattern												
•	7.1 6x6mm 40-QFN Land Pattern												
8.	Top Marking												
	Revision History												
J.	1161310111131019												JJ

#### 1. Features List

- SmartClock health monitoring and fault detection capability of input sources
- · Primary and redundant input reference sources
- AlwaysON sources clock outputs if primary/secondary sources fault
- · Up to 7 reference clock outputs
- Frequency range: 16-50 MHz
- User-configurable clock output signal format per output: LVDS, LVPECL, HCSL, LVCMOS
- 1.8 V, 2.5 V, 3.3 V core VDD

- · Independent output supply pins for each bank of outputs:
  - 1.8 V, 2.5 V, or 3.3 V differential
  - 1.5 V, 1.8 V, 2.5 V, 3.3 V LVCMOS
- · Integrated power supply filtering
- AEC-Q100 qualified
- · AEC-Q006 qualified
- Automotive grade 2 temperature range: -40 to +105 °C
- · RoHS-6 compliant

#### 2. Ordering Guide




Figure 2.1. Orderable Part Number Guide

#### 3. Functional Description

The Si5118 is a SmartClock synthesizer, intended for automotive electronics applications where health monitoring and fault detection functions of a reference clock are needed between a frequency source and the intended endpoint. FPGAs, SoCs, and ASICs often include on-chip PLLs for frequency synthesis, and can often be supplied to other endpoints within a system design. Si5118 monitors the health of those clocks, can output fault detection flags, and migrate to a redundant backup reference source if a fault is detected on the primary source. In the event of both primary input reference and backup redundant crystal reference frequencies fail, Si5118 enters into AlwaysOn mode to allow the output clocks to continue operating within +/-5% of the output frequency, enabling the system to continue sourcing reference clocks while entering a safe state.

The Si5118 is capable of taking three input reference sources: a primary clock generated by an external source (such as a crystal oscillator, FPGA, SoC), a backup crystal reference source, and a feedback reference source from one of the Si5118 outputs. All three input sources must be the same frequency. The device actively monitors the health of the primary reference input source using the SmartClock out of frequency (FOOF) monitors, and provides up to 7 reference clock outputs of the same frequency that can be supplied to various endpoints within the system design.

If a FOOF fault is detected on the primary input reference clock, the device communicates an output signal flag to an external microcontroller or system safety manager.. To ensure the Si5118 output clocks continue to run uninterrupted, the microcontroller or system safety manager can instruct the Si5118 to change the input reference source from the primary clock source to the backup crystal source using the CLK\_SEL pins. Should the backup crystal reference source also fault, the device will again communicate the failure to the external microcontroller or system safety manager, and then will enter AlwaysOn mode. AlwaysOn mode allows the output clocks to continue operating within +/-5% of the output frequency, enabling the system to continue sourcing reference clocks even though the primary and backup sources have faulted.

#### 3.1 Functional Block Diagram




Figure 3.1. Si5118 Block Diagram




Figure 3.2. Si5118 System Level Block Diagram

Note: The Si5118 supports input frequencies of 16-50 MHz. All three input sources must be the same frequency.

#### 3.2 Modes of Operation

The primary functions of the Si5118 are to:

- 1. Monitor the health of an input reference clock and detect if a fault has occurred,
- 2. Communicate a fault condition to an external microcontroller or safety manager IC, and
- 3. Transition output clocks to a redundant backup reference source in the event of a fault on the primary reference input.

The Fault Monitor continuously monitors the status of the input clock reference to the PLL. If a fault condition is detected, a signal is provided to the external microcontroller or system safety manager IC, which can then direct the Si5118 to switch the reference source from the primary to the backup input source. The Fault Monitor block includes 3 signals, 2 input and 1 output, as follows:

- FOOF (Fast Out of Frequency) output: This output asserts when the difference between the PLL input reference frequency and PLL
  feedback frequency falls outside of a set band. FOOF assertion is an indication the PLL has either fallen out of lock or other PLL
  fault condition has occurred and the PLL may either be unlocked or otherwise not operational. The band limits are automatically set
  by ClockBuilder Pro based on the reference input frequency.
- CLKIN SEL[1:0]: Two logic inputs used to select one of 4 possible input clock sources for PLL reference.

CLK_SEL1	CLK_SEL0	Input Source to PLL
0	0	Disabled
0	1	Crystal reference source (backup)
1	0	External clock input (primary)
1	1	Feedback clock input

The FOOF signal output indicates that a fault condition has occurred. No action is automatically taken by the Si5118 as a result of this fault indication. Si5118 is intended to be used with an external device, such as an ASIL-rated microcontroller or other system safety manager IC, which must monitor the FOOF output from the Si5118. In the event that Si5118 detects a fault, the FOOF output signal is asserted and the external microcontroller is informed. The microcontroller can subsequently make a system level decision on the course of action to take in order to maintain acceptable levels of system safety. For example, microcontroller can then instruct the Si5118 to migrate the PLL input reference to the redundant backup crystal source by using the CLKIN\_SEL[1:0] inputs, ensuring the Si5118 outputs continue sourcing reference clocks to the endpoints, or take action at the system level based on the severity of the detected fault.

When running system power-up or other diagnostics, the microcontroller software can test the functionality of FOOF by selecting the input "Disabled" setting and then confirming assertion FOOF as a result. Similarly, the microcontroller software can also confirm proper operation of any alternate clock input sources by selecting the alternate source(s) and confirming the FOOF is not asserted.

In the event of faults detected on both the primary input clock source, as well as the backup crystal source, the Si5118 enters into AlwaysOn mode. In this mode, the output clocks will continue to run; however, they will experience degraded frequency stability (within +/-5%).

#### 3.2.1 Initialization

When power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. The clock outputs will be squelched until the device initialization is done. Controlling the device through the CLK\_SEL pins is possible once this initialization period is complete.

#### 3.3 Inputs

The Si5118 supports input frequencies of 16-50MHz. All three input sources must be the same frequency.

#### 3.3.1 Crystal Reference

A 16-50MHz crystal reference serves as the backup reference source, and must be equal to the same frequency as the primary input clock source. Total stability of the crystal source should not exceed the stability level of the input clock reference.

The external crystal should be connected to the Si5118's XIN/XOUT inputs as shown below. For purposes of calculating external crystal loading capacitor values, the internal stray loading capacitance is approximately 2.5 pf.




Figure 3.3. External Crystal Connection

A list of recommended AEC-Q200 qualified crystals for the Si5118 can be found in AN1239: Recommended Automotive AEC-Q200 Crystals for Si5332 and Si5225x Clock Generators.

#### 3.3.2 Primary Reference Input Clock

When supplying differential input clocks into the CLKIN\_x/CLKIN\_x# inputs, AC or DC coupling can be used. The figures below show the AC and DC coupled differential input clock connection to the Si5118 clock inputs. (There are some restrictions to observe when using DC coupled input clocks as described further below.) The input clock Format Termination shown in below figures is dependent on the driver's termination requirements. The Si5118 clock inputs are high impedance inputs and the clock driven into the Si5118 must meet the Clock Input Specifications electrical requirements specified in Table 4.3 on page 19. When using differential input clocks, the respective Si5118 input must be configured as a differential input using CBPro.




Figure 3.4. AC-Coupled Differential Input Clock (LVDS, LVPECL, HCSL, CML, etc.)




Figure 3.5. DC-Coupled Differential Input Clock

To determine if a specific DC-coupled differential input clock arrangement is supported, refer to the table below.

Table 3.1. Si5118 Input Clock Coupling Restrictions (AC or DC)

Format		VDD_Core								
Format	3.3 V	2.5 V	1.8 V							
LVDS 3.3 V/2.5 V	AC or DC	AC only	AC only							
LVDS 1.8 V	AC or DC	AC only	AC only							
LVPECL 3.3 V/2.5 V	AC or DC	AC only	AC only							
HCSL	AC or DC	AC or DC	AC only							
CML	AC only	AC only	AC only							
LVCMOS	AC only	AC only	AC only							

#### Note:

- 1. For DC-coupled, input clock peak voltage must not exceed VDD\_Core and minimum voltage must not be below GND.
- 2. For AC-coupled, peak swing must not exceed VDD\_Core.

The figure below shows how to connect single-ended input clocks, such as LVCMOS. The single-ended clock must be connected to the positive CLKIN input as shown below.




Figure 3.6. AC-Coupled Single-Ended Input Clock (LVCMOS)

For AC-coupled single-ended input clocks (such as LVCMOS) the Vswing of the clock must be limited to the maximum VDD\_Core voltage. (VDD\_Core is defined as the following group of VDD supply pins: VDD\_DIG, VDDA, and VDD\_XTAL.) The Input clock format termination is dependent on the driver format used and is usually specified by the driving device and/or industry standard clock format specification.

For example, in the case of using a LVCMOS input clock, the driving device may recommend a series termination resistor. When using LVCMOS input clocks the Si5118 input must be configured in LVCMOS mode in CBPro. The single-ended CLKIN input of Si5118 is a high impedance input.

#### 3.3.3 Input Selection

The active clock input is selected by defining two universal input pins as CLKIN\_SEL[1:0] in ClockBuilder Pro. If there is no clock signal on the selected input at power-up, the device will not generate output clocks.

The CLK\_SEL[1:0] hardware input pins control the input reference source to the PLL. Upon switching the input clock source, the output will not be glitch free. It is intended for the user to set this pin to a known state before the system is powered up or have the receiver address any unintended output signals when switching to a different input source clock.

The SmartClock health monitoring and fault detection features utilize the CLK\_SEL pins. If a fault is detected on the primary input source, the external MCU can toggle the CLK\_SEL pins to migrate the PLL reference source from the faulted primary input source to the backup crystal input source to ensure Si5118 clock outputs continue to operate.

When running system power-up or other diagnostics, the MCU software can test the functionality of FOOF SmartClock function by selecting the Input Disabled setting and then confirming assertion of FOOF as a result. Similarly, the MCU software can also confirm proper operation of any alternate input sources by selecting the alternate source(s) and confirming FOOF is not asserted.

**CLKIN SEL1** CLKIN\_SEL0 **Clock Selected** Note 0 0 Input disabled To test input clock fault condition 0 1 Crystal Oscillator Input 1 0 External Reference Clock Input 1 1 Feedback Clock Input

Table 3.2. CLKIN\_SEL[1:0] Input Clock Selects: Input Clock Selection and Validation

#### 3.4 Outputs

The Si5118 supports up to 8 differential output drivers, one of which must be used as the feedback input reference source. Each output can be independently configured as a differential pair or as dual LVCMOS outputs when developing a configuration file in ClockBuilder Pro.

#### 3.4.1 Output Signal Format

The differential output swing and common mode voltage are compatible with a wide variety of signal formats including HCSL, LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS drivers, enabling the device to support both differential and single-ended clock outputs. Output formats can be defined in ClockBuilder Pro. Each output driver in Si5118 can be defined to its own signal format level during ClockBuilder Pro configuration file development.

#### 3.4.2 Differential Output Terminations

#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the differential termination impedance ( $Z_T$ ) is between 90  $\Omega$  and 132  $\Omega$ . The actual value should be selected to match the differential impedance ( $Z_T$ ) of the transmission line. A typical point-to-point LVDS design uses a 100  $\Omega$  parallel resistor at the receiver and a 100  $\Omega$  differential transmission-line environment. To avoid any transmission-line reflection issues, surface mount the components and place them as close to the receiver as possible. The standard LVDS termination schematic as shown in Figure 3.7 Standard LVDS Termination on page 11 can be used with either type of output structure. Figure 3.8 Optional LVDS Termination on page 11, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 0.01 to 0.1  $\mu$ F. If using a non-standard termination, please contact Skyworks to confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




Figure 3.7. Standard LVDS Termination




Figure 3.8. Optional LVDS Termination

#### **Termination for 3.3 V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50  $\Omega$  transmission lines. Use matched impedance techniques to maximize operating frequency and minimize signal distortion. Figure 3.9 3.3 V LVPECL Output Termination, Option 1 on page 12 and Figure 3.10 3.3 V LVPECL Output Termination, Option 2 on page 12 show two different layouts. Other suitable clock layouts may exist, but it is recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3.9. 3.3 V LVPECL Output Termination, Option 1




Figure 3.10. 3.3 V LVPECL Output Termination, Option 2

#### **Termination for 2.5 V LVPECL Outputs**

Figure 3.11 2.5 V LVPECL Termination Example, Option 1 on page 13 and Figure 3.12 2.5 V LVPECL Termination Example, Option 2 on page 13 show examples of termination for the 2.5 V LVPECL driver option. These terminations are equivalent to terminating 50  $\Omega$  to VDDO – 2 V. For VDDO = 2.5 V, the VDDO – 2 V is very close to ground level. The R3 in Figure 3.12 2.5 V LVPECL Termination Example, Option 2 on page 13 can be optionally eliminated using the termination shown in Figure 3.11 2.5 V LVPECL Termination Example, Option 1 on page 13.




Figure 3.11. 2.5 V LVPECL Termination Example, Option 1




Figure 3.12. 2.5 V LVPECL Termination Example, Option 2

#### **Termination for HCSL Outputs**

The Si5118 HCSL driver option integrates termination resistors to simplify interfacing to an HCSL receiver. The HCSL driver supports both 100  $\Omega$  and 85  $\Omega$  transmission line options. This configuration option may be specified using ClockBuilder Pro.




Figure 3.13. HCSL Internal Termination Mode




Figure 3.14. HCSL External Termination Mode

#### 3.4.3 LVCMOS Output Terminations

LVCMOS outputs can be dc-coupled, as shown in the figure below.




Figure 3.15. LVCMOS Output Termination Example, Option 1




Figure 3.16. LVCMOS Output Termination Example, Option 2

The Si5118 features complementary LVCMOS driver options on all outputs. Skyworks recommends the use of complementary LVCMOS output drivers for all single-ended clock outputs in order to minimize unwanted emissions. Further details about using complementary LVCMOS output drivers, and the positive effects in CISPR25 Class4 and Class5 testing results, can be found in "AN1237: Si5332 Design Guidelines for Minimizing EMI".

#### 3.4.4 LVCMOS Output Signal Swing

The signal swing (V<sub>OL</sub>/V<sub>OH</sub>) of the LVCMOS output drivers is set by the voltage on the VDDO pin for the respective bank.

#### 3.4.5 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). The LVCMOS outputs, OUTx and OUTxb, can be configured in CBPro to be either in-phase or complementary (180 degrees out of phase).

#### 3.5 SmartClock Fault Detection Feature

#### FOOF (Fast Out of Frequency) Output

FOOF is a SmartClock feature that indicates the PLL can no longer track the input reference clock. This can be the result of input reference clock failure or other PLL fault. The FOOF output can be connected to a system safety manager IC or ASIL-B/D MCU to alert the system of a reference clock fault. If a fault is detected and the FOOF is asserted, the system safety manager IC or ASIL-B/D MCU can subsequently switch from the primary input source (that has faulted) to a secondary, back-up source so that the Si5332-AM continues sourcing output clocks. The FOOF output is active low, open drain, and requires an external pull-up resistor of 1 k $\Omega$  to 10 k $\Omega$ . For further detailed information on how to implement this function, please refer to "AN1292: Si5332-AM Fault Detection and Monitoring."

#### 3.6 Configuring Si5118

A configuration file must be created for Si5118 using the ClockBuilder Pro software utility, and a corresponding orderable part number will be assigned specific to each individual configuration.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Skyworks sales representative. Samples of your pre-programmed device will ship within two weeks.

#### 3.7 Minimizing Power Consumption

All power consumption of the device must be limited to the maximum specifications noted in Table 4.2 DC Characteristics on page 18.

ClockBuilder Pro provides power consumption and T<sub>J</sub> estimates to help with power estimation and budgeting as a configuration file is being developed. If the maximum power consumption limit is exceeded, ClockBuilder Pro will provide a warning to the user. Skyworks recommends the following guidelines:

To minimize power consumption:

- Use 1.8 V VDD and/or VDDO instead of 2.5 V or 3.3 V whenever possible.
- For differential clock outputs, use LVDS output drivers instead of LVPECL or HCSL.
- · For HCSL clock outputs:
  - Select 100  $\Omega$  impedance driver instead of 85  $\Omega$
  - · Select external termination instead of internal termination
- · For single-ended clock outputs
  - · Use the lowest frequency option available for your design. Lower frequencies consumes lower output driver current.
  - · Use the lowest capacitive loading available for your design. Lower capacitive loading consumes lower output driver current.
  - When two outputs of the same frequency are needed, select a dual-complementary CMOS output driver instead of two independent single-CMOS output drivers.

#### 4. Electrical Specifications

#### **Table 4.1. Recommended Operating Conditions**

 $(V_{DD\ Core}$  = 1.8 V to 3.3 V +5%/-5%,  $V_{DDO}$  = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%,  $T_A$  = -40 to 105 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Ambient Temperature	T <sub>A</sub>		<b>–40</b>	25	105	°C
Junction Temperature	TJ <sub>MAX</sub>		_	_	125	°C
Core Supply Voltage	V <sub>DDA</sub> , V <sub>DD_DIG</sub> , V <sub>DD_xtal</sub>		1.71	_	3.46	V
Output Driver Supply Voltage	$V_{DDO}$		1.42 <sup>3</sup>	_	3.46	V

#### Note:

- 1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.
- 2. VDD\_Core must be connected to the same voltage.
- 3. LVCMOS outputs only.

#### Table 4.2. DC Characteristics

 $(V_{DD\_Core} = 1.8 \text{ V to } 3.3 \text{ V } +5\%/-5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_A = -40 \text{ to } 105 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	on	Min	Тур	Max	Units
Core Supply Current	I <sub>DD</sub>			_	45	70	mA
		LVPECL Outp	_	33	35	mA	
		HCSL Outpu	_	20	22	mA	
		LVDS Outpu	_	11	13	mA	
Output Buffer Supply Current	I <sub>DDOx</sub>	3.3 V VDDC LVCMOS <sup>2</sup> out	_	16	19	mA	
	-	2.5 V VDDO LVCMOS <sup>2</sup> output		_	9	11	mA
		1.8 VDDO LVCMOS <sup>2</sup> output		_	7.5	8.5	mA
Total Power Dissipation	$P_d$	40-pin	Notes 3, 4	_	320	875	mW


#### Note:

- 1. Differential outputs terminated into a 100  $\Omega$  load.
- 2. LVCMOS outputs measured into a 5 inch 50  $\Omega$  PCB trace with 4 pF load.

#### **Differential Output Test Configuration**

# | Sinch | Sinc

#### **LVCMOS Output Test Configuration**



- 3. ClockBuilderPro includes a power consumption indicator. Users should always enter the desired configuration into ClockBuilder-Pro to ensure the maximum power dissipation limits are not exceeded.
- 4. If configurations exceed the Max Total Power Dissipation specifications, the maximum ambient temperature limit of 105 °C and maximum junction temperature limits of 125 °C are void.

#### Table 4.3. Clock Input Specifications

 $(V_{DD\_Core} = 1.8 \text{ V to } 3.3 \text{ V } +5\%/-5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Input Clock (AC-Coupled D	Oifferential Input Clock	on CLK_IN/CLK_IN# or FBC	LK_IN/FBCLK	_IN#)		
Frequency	F <sub>IN</sub>		16	_	50	MHz
Voltage Swing	V <sub>PP_DIFF</sub> <sup>3</sup>	Differential AC-coupled	0.5	_	1.8	V <sub>PP_diff</sub>
Slew Rate <sup>1,2</sup>	SR/SF	20-80%	0.75	_	_	V/ns
Duty Cycle	DC		40	_	60	%
Input Impedance	R <sub>IN</sub>		10	_	_	kΩ
Input Capacitance	C <sub>IN</sub>		2	3.5	6	pF
Input Clock (AC-Coupled L	VCMOS Input Clock or	n CLK_IN or FBCLK_IN)				
Frequency	F <sub>IN</sub>		16	_	50	MHz
Input High Voltage	V <sub>IH</sub>		0.8 × V <sub>DD</sub>	_	_	V
Input Low Voltage	V <sub>IL</sub>		_	_	0.2 × V <sub>DD</sub>	V
Slew Rate <sup>1,2</sup>	SR/SF	20-80%	0.75	_	_	V/ns
Duty Cycle	DC		40	_	60	%
Input Capacitance	C <sub>IN</sub>		2	3.5	6	pF

#### Notes:

- 1. Imposed for jitter performance.
- 2. Rise and fall times can be estimated using the following simplified equation:  $tr/tf_{80-20} = ((0.8 0.2) * V_{IN} _{Vpp} _{se}) / SR$ .
- $3.V_{PP\_DIFF} = 2 \times V_{PP\_SINGLE-ENDED}$

#### Table 4.4. External Crystal Input Specification

 $(V_{DD\_Core} = 1.8 \text{ V to } 3.3 \text{ V } +5\%/-5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_A = -40 \text{ to } 105 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Crystal Frequency	F <sub>xtal</sub>			16-50		MHz
Lond Cananitana	C	16 - 30 MHz	6	12	20	pF
Load Capacitance	CL	31 - 50 MHz	_	_	10	pF
Shunt Canacitanas	C-	16 - 30 MHz	_	_	7	pF
Shunt Capacitance	Co	31 - 50 MHz	_	_	2	pF
TOD.		16 - 30 MHz	_	_	50	Ω
ESR		31 - 50 MHz	_	_	50	Ω
Max Crystal Drive Level	d <sub>L</sub>		_	_	250	μW
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Internal stray loading capacitance	_	2.5	_	pF
Input Voltage	V <sub>XIN</sub>		-0.3	_	1.3	V

#### Notes:

Table 4.5. Control Pins

 $(V_{DD\ Core} = 1.8\ V\ to\ 3.3\ V\ \pm5\%,\ T_{A} = -40\ to\ 105\ ^{\circ}C)$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units					
CLK_SEL[1:0] Pins (Inputs)	<u> </u>	'									
In a set Valle as	V <sub>IL</sub>		-0.1	_	0.3 × V <sub>DD</sub> <sup>1</sup>	V					
Input Voltage	V <sub>IH</sub>		0.7 × VDD <sup>1</sup>	<u>—</u>	1.1 × V <sub>DD</sub> <sup>1</sup>	V					
Input Capacitance	C <sub>IN</sub>		_	<u>—</u>	4	pF					
Pull-up/down Resistance	R <sub>IN</sub>		_	50	_	kΩ					
FOOF Pin (Output)	, ,										
Output Voltage	V <sub>OL</sub>	Pull up = 1 kΩ	_	_	0.4	V					
Pull-up Resistance	R <sub>PU</sub>	1	_	10		kΩ					
FOOF Assertion Time		_	170	_		μs					
FOOF De-assertion Time		_	850	_		μs					
Note:  1. V <sub>DD</sub> indicates V <sub>DD_Core</sub> .											

<sup>1.</sup> Refer to Section 3.3.1 Crystal Reference for more detailed information.

#### **Table 4.6. Differential Clock Output Specifications**


 $(V_{DD\_Core} = 1.8 \text{ V to } 3.3 \text{ V } +5\%/-5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Con	dition	Min	Тур	Max	Units
Output Frequency	f <sub>OUT</sub>		16	_	50	MHz	
Duty Cycle	DC				_	52	%
Output-Output Skew	T <sub>SK</sub>	Within the sa	me bank	_	_	30	ps
Output-Output Skew	ISK	Across b	_	_	80	ps	
		LVPECL		0.6	0.75	0.85	V <sub>PP</sub>
Output Voltage Swing	V <sub>SEPP</sub>	LVDS <sup>11</sup>	1.8/2.5/3.3 V	0.3	0.375	0.45	V <sub>PP</sub>
		HCSL		0.7	0.8	0.9	V <sub>PP</sub>
		LVPECL	LVPECL -		VDDO-1.4	_	V
Common Mode Voltage	V <sub>CM</sub>	LVDS	LVDS 2.5/3.3 V 1		1.2	1.275	V
Common wode voltage	V CM	LVDS	LVDS 1.8 V		0.8	0.85	V
				0.35	0.4	0.45	V
HCSL Edge Rate	Edgr	Notes 2,	4, 6	1	_	4.5	V/ns
HCSL Delta Tr	D <sub>tr</sub>	Notes 4,	5, 10	_	_	155	ps
HCSL Delta Tf	D <sub>tf</sub>	Notes 4,	5, 10	_	_	155	ps
HCSL Vcross Abs	V <sub>xa</sub>	Notes 1, 3	3, 4, 5	250	_	550	mV
HCSL Delta Vcross	D <sub>vcrs</sub>	Notes 4,	5, 9	_	_	140	mV
HCSL Vovs	V <sub>ovs</sub>	Notes 4,	5, 7	_	_	V <sub>HIGH</sub> +300	mV
HCSL Vuds	V <sub>uds</sub>	Notes 4,	5, 8	_	_	V <sub>LOW</sub> -300	mV
HCSL Vrng	V <sub>rng</sub>	Notes 4	1, 5	V <sub>HIGH</sub> -200	_	V <sub>LOW</sub> +200	mV
Rise and Fall Times		LVDS (fast mode)	3.3 V or 2.5 V	150	200	350	ps
(20% to 80%)	t <sub>R</sub> /t <sub>F</sub>	LVDS (slow mode)	LVDS (slow mode) 3.3 V or 2.5 V		530	620	ps
(20 /0 10 00 /0)			1.8 V	150	225	350	ps
Rise and Fall Times	t <sub>R</sub> /t <sub>F</sub>	LVPE	CL	150	_	320	ps
(20% to 80%)	'K' 'F	HCS	<u> </u>	_	_	420	ps

Parameter	Symbol	Test Condition	Min	Тур	Max	Units

#### Notes:

- 1. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#.
- 2. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150 mV to +150 mV on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge. Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall.
- 3. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing.
- 4. Applies to a 2 pf load with both internal or external 50  $\Omega$  or 42.5  $\Omega$  Rp.
- 5. Measurement taken from Single Ended waveform.
- 6. Measurement taken from differential waveform.
- 7. Overshoot is defined as the absolute value of the maximum voltage.
- 8. Undershoot is defined as the absolute value of the minimum voltage.
- 9. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system.
- 10. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max.



11. LVDS swing levels for 50  $\Omega$  transmission lines.

#### Table 4.7. LVCMOS Clock Output Specifications

 $(V_{DD\_Core} = 1.8 \text{ V to } 3.3 \text{ V } +5\%/-5\%, V_{DDO} = 1.5 \text{ V } \pm 5\%, 1.8 \text{ V } \pm 5\%, 2.5 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 105 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Frequency	fout	1.5-3.3 V CMOS	16	_	50	MHz
Rise/Fall Time, 3.3 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace, CL = 4 pf	_	0.5	0.8	ns
Rise/Fall Time, 2.5 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.6	0.95	ns
Rise/Fall Time, 1.8 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.75	1.3	ns
Rise/Fall Time, 1.5 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.9	1.3	ns
		3.3 V	_	46	_	Ω
CMOS Output Resistance (Single Strength. Corresponds to CBPro		2.5 V	_	48	_	Ω
LVCMOS 50 $\Omega$ mode.)		1.8 V	_	53	_	Ω
		1.5 V	_	58	_	Ω
		3.3 V	_	23	_	Ω
CMOS Output Resistance		2.5 V	_	24	_	Ω
(Double Strength. Corresponds to CBPro LVCMOS 25 $\Omega$ mode.)		1.8 V	_	27	_	Ω
		1.5 V	_	29	_	Ω
CMOS Output Voltage	$V_{OH}$	-4 mA load	VDDO-0.3	_	_	V
CMOS Output Voltage	V <sub>OL</sub>	4 mA load	_	_	0.3	V
Duty Cycle	DC	XO and PLL mode	45	_	55	%

#### **Table 4.8. Performance Characteristics**

 $(V_{DD\ Core} = 1.8\ V\ to\ 3.3\ V\ +5\%/-5\%,\ V_{DDO} = 1.8\ V\ \pm5\%,\ 2.5\ V\ \pm5\%,\ or\ 3.3\ V\ \pm5\%,\ T_A = -40\ to\ 105\ ^{\circ}C)$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Power Ramp	t <sub>VDD</sub>	0 V to V <sub>DDmin</sub>	0.1	_	10	ms
Clock Stabilization from Power-up	t <sub>STABLE</sub>	Time for clock outputs to appear after POR and selected input clock active	_	15	25	ms

#### **Table 4.9. Jitter Performance Specifications**

 $(V_{DD\ Core} = 1.8\ V\ to\ 3.3\ V\ +5\%/-5\%,\ V_{DDO} = 1.8\ V\ \pm5\%,\ 2.5\ V\ \pm5\%,\ or\ 3.3\ V\ \pm5\%,\ T_A = -40\ to\ 105\ ^{\circ}C)$ 

Parameter	Symbol	Test Condition	Тур	Max	Units
Jitter Generation, Locked to External Clock Input Source (Primary)	$J_{GEN}$	12 kHz – 20 MHz <sup>1</sup>	290		fs RMS
	J <sub>PER</sub>	Derived from integrated phase noise at a	5.8		ps Pk-Pk
	J <sub>CC</sub>	BER of 1e-12	4.5		ps Pk
Jitter Generation, Locked to External Crystal In- put Source (Backup)	J <sub>GEN</sub>	12 kHz – 20 MHz <sup>1</sup>	260		fs RMS
	J <sub>PER</sub>	Derived from integrated phase noise at a	4.5		ps Pk-Pk
	J <sub>CC</sub>	BER of 1e-12	3.7		ps Pk

#### Notes:

**Table 4.10. Thermal Characteristics** 

Parameter	Symbol	Test Condition	Value	Units		
Si5118 — 40 QFN						
	θ <sub>JA</sub> Air Flow 1 m/s	23.1				
Thermal Resistance, Junction to Ambient		Air Flow 1 m/s	17.5			
		Air Flow 2 m/s	16.5			
Thermal Resistance, Junction to Case	$\theta_{JC}$	Still Air	13.4	°C/W		
Thermal Decistories Investigate Decid	$\theta_{JB}$	Still Air	8.7			
Thermal Resistance, Junction to Board	ΨЈВ	Still Air	8.4			
Thermal Resistance, Junction to Top Center	ΨЈТ	Still Air	0.3			

<sup>1.</sup> All jitter data in this table is based upon all output formats being differential, at 50 MHz. When LVCMOS outputs are used, there is the potential that the output jitter may increase due to the nature of LVCMOS outputs. If your configuration implements any LVCMOS output and any output is required to have jitter less than 3 ps RMS, contact Skyworks for support to validate your configuration and ensure the best jitter performance.

Table 4.11. Absolute Maximum Ratings<sup>1,2,3</sup>

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T <sub>STG</sub>		–55 to +150	°C
DC Supply Voltage	V <sub>DD_Core</sub>		-0.5 to 3.8	V
DC Supply voltage	$V_{\mathrm{DDO}}$		-0.5 to 3.8	V
Input Voltage Range	VI	XIN/XOUT	-0.3 to 1.3	V
Latch-up Tolerance	LU		JESD78 Compliant	
ESD Tolerance	НВМ		2.0	kV
LOD TOTELATICE	CDM		500	V
Junction Temperature	T <sub>JCT</sub>		-55 to 125	°C
Soldering Temperature	T <sub>PEAK</sub>		260	°C
Soldering Temperature Time at T <sub>PEAK</sub>	T <sub>P</sub>		20 to 40	sec

#### Notes:

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. For more packaging information, go to https://www.skyworksinc.com/product\_certificate.aspx.
- 3. The device is compliant with JEDEC J-STD-020.

#### 5. Pin Descriptions




Figure 5.1. 40-QFN

Table 5.1. Pin Descriptions (40-QFN)

Pin Number	Pin Name	Pin Type	Function	
1	VDD_Core	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as Pin 4 and Pin 9.	
2	CLK_IN	I	Primary input clock reference. These pins accept both differential and sin-	
3	CLK_INb	I	gle-ended clock signals. Refer to Section 3.3.2 Primary Reference Input Clock for input termination options. These pins are high-impedance and must be terminated externally.	
4	VDD_Core	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as Pin 1 and Pin 9.	
5	XIN	1	Backup input reference crystal source. Frequency must match CLK_IN fre-	
6	XOUT	0	quency on Pin 2 and Pin 3. Refer to Section 4. Electrical Specifications for recommended crystal specifications.	
7	FBCLK_IN	I	Feedback clock input, must be connected to Pin 13 and Pin 14. These pins	
8	FBCLK_INb	I	are high impedance and must be terminated externally.	
0	VDD Core	D	Core Supply Voltage. Connect to 1.8–3.3 V.	
9	VDD_Core	Р	Must be connected to same voltage as Pin 1 and Pin 4.	
10	FOOF	OD	FOOF hardware output pin. Open-drain, active low output requiring a 1 k $\Omega$ to 10 k $\Omega$ external pull-up on the PCB.	
11	GND	GND	Connect to ground.	
12	GND	GND	Connect to ground.	
13	FBCLKOUTb	0	Feedback clock output. Must be connected to Pin 7 and Pin 8. Termina	
14	FBCLKOUT	0	recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
15	FBCLKOUT_VD D	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for FBCLKOUT	
16	OUT1b	0	Output Clock	
17	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable in ClockBuilder Pro during configuration file development. Termination recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1	
18	VDDO1	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
19	CLK_SEL0	I	Input reference HW pin.	
20	CLK_SEL1	I	Input reference HW pin.	
21	OUT2b	0	Output Clock	
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable in ClockBuilder Pro during configuration file development. Termination recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	

Pin Number	Pin Name	Pin Type	Function
23	OUT3b	0	Output Clock
24	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable in ClockBuilder Pro during configuration file development. Termination recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT2 and OUT3
25	VDDO2	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
26	OUT4b	0	Output Clock
27	OUT4	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable in ClockBuilder Pro during configuration file development. Termination recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT4 and OUT5
28	VDDO3	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
29	OUT5b	0	Output Clock
30	OUT5	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable in ClockBuilder Pro during configuration file development. Termination recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
31	No Connect	NC	Do not connect this pin to anything.
32	No Connect	NC	Do not connect this pin to anything.
33	VDDO4	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT6  Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
34	OUT6b	0	Output Clock
35	OUT6	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable in ClockBuilder Pro during configuration file development. Termination recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
36	No Connect	NC	Do not connect this pin to anything.
37	No Connect	NC	Do not connect this pin to anything.
38	OUT7b	0	Output Clock
39	OUT7	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable in ClockBuilder Pro during configuration file development. Termination recommendations are provided in 3.4.2 Differential Output Terminations and 3.4.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.

Pin Number	Pin Name	Pin Type	Function
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT7
40	VDDO5	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
41	GND PAD	Р	Ground Pad  This pad provides electrical and thermal connection to ground and must be connected for proper operation.

#### 6. Package Outline

#### 6.1 6x6mm 40-QFN Package Diagram

The figure below illustrates the package details for the 40-QFN. The table below lists the values for the dimensions shown in the illustration.




Figure 6.1. 40-Pin Quad Flat No-Lead (QFN)

Table 6.1. Package Dimensions

Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D		6.00 BSC	
D2	4.35	4.50	4.65
е	0.50 BSC		
E	6.00 BSC		
E2	4.35	4.50	4.65
L	0.30	0.40	0.50
aaa	_	_	0.15
bbb	_	_	0.15
ccc	_	_	0.08
ddd	_	_	0.10
eee			0.05

Dimension Min Nom Max

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 7. PCB Land Pattern

#### 7.1 6x6mm 40-QFN Land Pattern




Figure 7.1. 40-QFN Land Pattern

Table 7.1. PCB Land Pattern Dimensions

Dimension	mm
C1	5.90
C2	5.90
е	0.50 BSC
X1	0.30
Y1	0.85
X2	4.65
Y2	4.65

Dimension mm

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

#### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \mu m$  minimum, all the way around the pad.


#### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 4. The stencil aperture to land pad size recommendation is 70% paste coverage.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 8. Top Marking






Figure 8.1. Top Marking

**Table 8.1. Top Marking Explanation** 

Line	Characters	Description
1	Si5118A	Base part number
2	RxxxxxA	R = product revision
		xxxxx = Customer specific NVM sequence number. NVM code assigned for custom, factory pre-programmed devices using ClockBuilder Pro.
		A = automotive grade, 40-QFN package
		See Ordering Guide for more information.
3	ТТТТТТ	Manufacturing trace code
4	YYWW	Year (YY) and work week (WW) of package assembly

#### 9. Revision History

#### Revision 0.7

January, 2021

· Initial release.