

TDA7569BLV

Datasheet - **production data**

4×50 W power amplifier with full 1^2C diagnostics, high efficiency and low voltage operation

PowerSO36 Flexiwatt27 (Vert.) Flexiwatt27 (SMD) Flexiwatt27 (Horiz.)

Features

- Multipower BCD technology
- MOSFET output power stage
- DMOS power output
- Class SB high efficiency
- High output power capability 4x28 W/4 Ω @ 14.4 V, 1 kHz, 10% THD, 4 x 45 W max power
- Max power $4 \times 72 \text{ W} / 2 \Omega$
- Full I^2C bus driving:
	- Standby
	- Independent front/rear soft play/mute
	- Selectable gain 26 dB /16 dB (for low noise line output function)
	- High efficiency enable/disable
	- I^2C bus digital diagnostics (including DC bus AC load detection)
- Full fault protection
- DC offset detection
- Four independent short circuit protection
- Clipping detector pin with selectable threshold (2 %/10 %)
- Standby/mute pin
- Linear thermal shutdown with multiple thermal warning
- ESD protection

September 2014 DocID023498 Rev 9 1/[41](#page--1-0)

This is information on a product in full production.

- Very robust against misconnections
- Improved SVR suppression during battery transients
- Capable to operate down to 6 V (e.g. "Startstop")

Description

The TDA7569BLV is the most advanced BCD technology quad bridge car radio amplifier of his family, including a wide range of innovative features.

The TDA7569BLV is equipped with the most complete diagnostics array that communicates the status of each speaker through the I^2C bus.

The dissipated output power under average listening condition is significantly reduced when compared to the conventional class AB solutions, thanks to the patented solution. Moreover it has been designed to be very robust against several kinds of misconnections.

It is moreover compliant to the most recent OEM specifications for low voltage operation (so called 'start-stop' battery profile during engine stop and re-start), helping car manufacturers to reduce the overall emissions and thus contributing to environment protection.

Figure 1. Device summary

Contents

List of tables

List of figures

Block diagram and application circuits 1

Figure 3. Application circuit

DocID023498 Rev 9

Figure 4. Application circuit (TDA7569BLVPD)

Pin description $\overline{2}$

For channel name reference: CH1 = LF, CH2 = LR, CH3 = RF and CH4 = RR.

Figure 5. Pin connection diagram of the Flexiwatt27 (top of view)

Figure 6. Pin connection diagram of the PowerSO36 slug up (top of view)

DocID023498 Rev 9

Table 1. Pin list description

Pin# (PowerSo36)	Pin# (Flexiwatt27)	Pin name	Function	
$\mathbf{1}$	$\mathbf{1}$	TAB	\overline{a}	
$\overline{2}$	22	OUT4+	Channel 4, + output	
3	23	CK	I ² C bus clock/HE selector	
4	25	PWGND4	Channel 4 output power ground	
5	$\overline{}$	NC	Not connected	
6	$\overline{}$	VCC4	Supply voltage pin4	
$\overline{7}$	26	DATA	$12C$ bus data pin/gain selector	
8	24	OUT4-	Channel 4, - output	
9	27	ADSEL	Address selector pin/ I ² C bus disable (legacy select)	
10	4	OUT2-	Channel 2, - output	
11	$\overline{2}$	STBY	Standby pin	
12	21	VCC ₂	Supply voltage pin2	
13	3	PWGND ₂	Channel 2 output power ground	
14	$\overline{}$	ΝC	Not connected	
15	\overline{a}	NC	Not connected	
16	5	CD	Clip detector output pin	
17	6	OUT ₂₊	Channel 2, + output	
18	$\overline{}$	NC	Not connected	
19	8	OUT1-	Channel 1, - output	
20	$\overline{7}$	VCC ₁	Supply voltage pin1	
21	9	PWGND1	Channel 1 output power ground	
22	10	OUT ₁₊	Channel 1, + output	
23	$\qquad \qquad -$	NC	Not connected	
24	11	SVR	SVR pin	
25	12	IN ₁	Input pin, channel 1	
26	$\qquad \qquad -$	NC	Not connected	
27	13	IN ₂	Input pin, channel 2	
28	$\frac{1}{2}$	NC	Not connected	
29	14	SGND	Signal ground pin	
30	15	IN4	Input pin, channel 4	
31	16	IN ₃	Input pin, channel 3	
32	17	AC GND	AC ground	
33	18	OUT3+	Channel 3, + output	
34	19	PWGND3	Channel 3 output power ground	
35	$\overline{}$	VCC3	Supply voltage pin3	
36	20	OUT3-	Channel 3, - output	

3 Electrical specifications

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

1. For R_L = 2 Ω the output current limit is reached for V_{OP} > 16 V; at this supply level internal protections might be triggered.

2. This is maximum theoretical value; for power dissipation in real application conditions, please refer to curves reported in *[Section 3.4: Electrical characteristics curves](#page-13-0)*.

3. A suitable dissipation system should be used to keep Tj inside the specified limits.

3.2 Thermal data

3.3 Electrical characteristics

Refer to the test circuit, $V_S = 14.4$ V; R_L = 4 Ω ; f = 1 kHz; G_V = 26 dB; T_{amb} = 25 °C; unless otherwise specified.

Tested at T_{amb} = 25 °C and T_{hot} = 105 °C; functionality guaranteed for T_j = -40 °C to 150 °C.

1[0/41](#page--1-0) DocID023498 Rev 9

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit	
I_d	Total quiescent drain current	-	$\overline{}$	165	250	mA	
R_{IN}	Input impedance		45	60	70	kΩ	
V_{AM}	Min. supply mute threshold	$IB1(D7) = 1;$ Signal attenuation -6 dB	$\overline{7}$	$\overline{}$	8	V	
		$IB1(D7) = 0$ (default); ⁽²⁾ 5 $\overline{}$ Signal attenuation -6 dB			5.8		
V_{OS}	Offset voltage	Mute & play	-80	\overline{a}	80	mV	
V_{dth}	Dump threshold		18.5	19.5	20.5	V	
I_{SB}	Standby current	$V_{\text{standby}} = 0$	\overline{a}	1	5	μA	
SVR	Supply voltage rejection	f = 100 Hz to 10 kHz; V_r = 1 Vpk; R_q = 600 Ω	60	70		dB	
T_{ON}	Turn on timing (Mute play transition)	D2/D1 (IB1) 0 to 1	$\overline{}$	25	50	ms	
T_{OFF}	Turn off timing (Play mute transition)	D2/D1 (IB1) 1 to 0	$\overline{}$	25	50	ms	
TH _{WARN1}	Average junction temperature for TH warning 1	$DB1(D7) = 1$	$\overline{}$	160	$\overline{}$		
TH _{WARN2}	Average junction temperature for TH warning 2	$DB4 (D7) = 1$	$\overline{}$	145		$^{\circ}C$	
TH _{WARN3}	Average junction temperature for TH warning 3	$DB4 (D6) = 1$		125			
	Audio performances						
	Output power	Max. power ⁽³⁾ V_s = 14.4 V, R ₁ = 4 Ω	\blacksquare	45	$\overline{}$	W	
		THD = 10 %, R_1 = 4 Ω	25	28		W	
		THD = 1 %, R_L = 4 Ω	20	22		W	
P_{O}		R_L = 2 Ω ; THD 10 %	40	50		W	
		R_1 = 2 Ω; THD 1 %	32	40		W	
		R_1 = 2 Ω; Max. power ⁽³⁾ V _s = 14.4 V	60	75		W	
		Max power@ V_s = 6 V, R _L = 4 Ω	$\overline{}$	6		W	
		P_{Ω} = 1 W to 10 W; STD mode		0.015	0.1	%	
		HE MODE; P_{O} = 1.5 W	$\overline{}$	0.05	0.1	%	
	Total harmonic distortion	HE MODE; $PO = 8 W$		0.1	0.5	$\%$	
THD		P_{O} = 1-10 W, f = 10 kHz; STD mode	$\qquad \qquad -$	0.15	0.5	%	
		G_V = 16 dB; STD mode V_{Ω} = 0.1 to 5 VRMS	$\overline{}$	0.02	0.05	$\%$	
C_T	Cross talk	f = 1 kHz to 10 kHz, R_0 = 600 Ω	50	65	\blacksquare	dB	
G_{V1}	Voltage gain 1	-	25	26	27	dB	
ΔG_{V1}	Voltage gain match 1	-	-1	\blacksquare	$\mathbf 1$	dB	
G_{V2}	Voltage gain 2	$\overline{}$	15	16	17	dB	
ΔG_{V2}	Voltage gain match 2		-1		1	dB	
E_{IN1}	Output noise voltage 1	R_q = 600 Ω 20 Hz to 22 kHz	\blacksquare	45	60	μV	
E _{IN2}	Output noise voltage 2	R_q = 600 Ω ; GV = 16d B 20 Hz to 22 kHz	-	20	30	μV	

Table 4. Electrical characteristics (continued)

1. When $V_S > 16$ V the output current limit is reached (triggering embedded internal protections).

2. In legacy mode only low threshold option is available.

3. Saturated square wave output.

4. Voltage ramp on STBY pin: from 3.3 V to 4.2 V in t ≥ 40 ms.
In case of I²C mode command IB1(D1) = 1 (Mute → Unmute rear channels) and/or IB1(D2) = 1 (Mute → Unmute front channels) must be transmitted before to start the voltage ramp on STBY pin.

5. Voltage ramp on STBY pin:

from 4.05 V to 3.55 V in t ≥ 40 ms.
In case of I²C mode command IB1(D1) = 0 Unmute → Mute rear channels) and/or IB1(D2) = 0 (Unmute → Mute front
channels) must be NOT transmitted before to start the voltage ramp on STBY

3.4 Electrical characteristics curves

14/[41](#page--1-0) DocID023498 Rev 9

DocID023498 Rev 9 15/[41](#page--1-0)

4 Diagnostics functional description

4.1 Turn-on diagnostic

It is strongly recommended to activate this function at turn on (standby out) through $I²C$ bus request. Detectable output faults are:

- SHORT TO GND
- SHORT TO Vs
- SHORT ACROSS THE SPEAKER
- OPEN SPEAKER

To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (*[Figure 23](#page-16-2)*) is internally generated, sent through the speaker(s) and sunk back.The Turn On diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I^2C reading).

If the "standby out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (during the pulse the power stage stays 'off', showing high impedance at the outputs).

Afterwards, when the Amplifier is biased, the PERMANENT diagnostic takes place. The previous Turn On state is kept until a short appears at the outputs.

Figure 23. Turn-on diagnostic: working principle

[Figure 24](#page-16-3) and *[25](#page-17-0)* show SVR and OUTPUT waveforms at the turn-on (stand-by out) with and without turn-on diagnostic.

Figure 25. SVR and output pin behavior (Case 2: with turn-on diagnostic)

The information related to the outputs status is read and memorized at the end of the current pulse plateau. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for SHORT TO GND / Vs the fault-detection thresholds remain unchanged from 26 dB to 16 dB gain setting. They are as follows:

Concerning SHORT ACROSS THE SPEAKER / OPEN SPEAKER, the threshold varies from 26 dB to 16 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 26 dB gain are as follows:

If the Line-Driver mode (Gv= 16 dB and Line Driver Mode diagnostic = 1) is selected, the same thresholds will change as follows:

Figure 28. Load detection threshold - low gain setting

4.2 Permanent diagnostics

Detectable conventional faults are:

- Short to GND
- Short to Vs
- Short across the speaker

The following additional feature is provided:

– Output offset detection

The TDA7569BLV has 2 operating status:

- 1. RESTART mode. The diagnostic is not enabled. Each audio channel operates independently of each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (*[Figure](#page-18-1) 29*). Restart takes place when the overload is removed.
- 2. DIAGNOSTIC mode. It is enabled via I^2C bus and it self activates if an output overload (such as to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (*[Figure](#page-18-2) 30*):
	- To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns active.
	- Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started.
	- After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I2C reading. This is to ensure continuous diagnostics throughout the carradio operating time.
	- To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended).

Figure 29. Restart timing without diagnostic enable (permanent) - Each 1 mS time, a sampling of the fault is done

4.3 Output DC offset detection

Any DC output offset exceeding ± 2 V is signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating.

This diagnostic has to be performed with low-level output AC signal (or Vin = 0).

The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command):

- START = Last reading operation or setting IB1 D5 (OFFSET enable) to 1
- STOP = Actual reading operation

Excess offset it is signalled out if persistent for all the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

4.4 AC diagnostic

This function is design to detect accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitive (AC) coupled loads.

This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance). The diagnostic decision is made according to peak output current thresholds, and it is enabled by setting (IB2-D2) = 1. Two different detection levels are available:

- High current threshold $IB2 (D7) = 0$ Iout > 500 mApk = normal status Iout < 250 mApk = open tweeter
- Low current threshold $IB2$ (D7) = 1 Iout > 250 mApk = normal status Iout < 125 mApk = open tweeter

To correctly implement this feature, it is necessary to briefly provide a signal tone (with the amplifier in "play") whose frequency and magnitude are such as to determine an output current higher than 500 mApk with $IB2(D7) = 0$ (higher than 250 mApk with $IB2(D7) = 1$) in normal conditions and lower than 250 mApk with IB2(D7) = 0 (lower than 125 mApk with IB2(D7)=1) should the parallel tweeter be missing.

The test has to last for a minimum number of 3 sine cycles starting from the activation of the AC diagnostic function IB2<D2>) up to the I^2C reading of the results (measuring period). To confirm presence of tweeter, it is necessary to find at least 3 current pulses over the above threadless over all the measuring period, else an "open tweeter" message will be issued.

The frequency / magnitude setting of the test tone depends on the impedance characteristics of each specific speaker being used, with or without the tweeter connected (to be calculated case by case). High-frequency tones (> 10 kHz) or even ultrasonic signals are recommended for their negligible acoustic impact and also to maximize the impedance module's ratio between with tweeter-on and tweeter-off.

[Figure 31](#page-20-0) and *[32](#page-20-1)* shows the load impedance as a function of the peak output voltage and the relevant diagnostic fields.

20/[41](#page--1-0) DocID023498 Rev 9

It is recommended to keep output voltage always below 8 V (high threshold) or 4 V (low threshold) to avoid the circuit to saturate (causing wrong detection cases).

This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

Figure 31. Current detection high: load impedance |Z| vs. output peak voltage

5 Multiple faults

When more misconnections are applied simultaneously at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I²C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent).

The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault.

	S. GND	S. Vs	S. Across L.	Open L.
S. GND	S. GND	$S.$ Vs + S. GND	S. GND	S. GND
S. Vs		S. Vs	S. Vs	S. Vs
S. Across L.			S. Across L.	N.A.
Open L.				Open L. $(*)$

Table 5. Double fault table for turn-on diagnostic

In Permanent Diagnostic the table is the same, with only a difference concerning Open Load (5) , which is not among the recognizable faults. Should an Open Load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive Car Radio Turn on).

5.1 Faults availability

All the results coming from 1^2C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out.

To guarantee always resident functions, every kind of diagnostic cycles (Turn on, Permanent, Offset) will be reactivate after any 1^2C reading operation. So, when the micro reads the $I²C$, a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in Turn On state, with a short to Gnd, then the short is removed and micro reads I^2C . The short to Gnd is still present in bytes, because it is the result of the previous cycle. If another I^2C reading operation occurs, the bytes do not show the short). In general to observe a change in Diagnostic bytes, two 1^2C reading operations are necessary.

6 Thermal protection

Thermal protection is implemented through thermal foldback (*[Figure 33](#page-22-2)*).

Thermal foldback begins limiting the audio input to the amplifier stage as the junction temperatures rise above the normal operating range. This effectively limits the output power capability of the device thus reducing the temperature to acceptable levels without totally interrupting the operation of the device.

The output power will decrease to the point at which thermal equilibrium is reached. Thermal equilibrium will be reached when the reduction in output power reduces the dissipated power such that the die temperature falls below the thermal foldback threshold. Should the device cool, the audio level will increase until a new thermal equilibrium is reached or the amplifier reaches full power. Thermal foldback will reduce the audio output level in a linear manner.

Three thermal warning are available through the I²C bus data. After thermal shut down threshold is reached, the CD could toggle (as shown in *[Figure 33](#page-22-2)*) or stay low, depending on signal level.

Figure 33. Thermal foldback diagram

6.1 Fast muting

The muting time can be shortened to less than 1.5ms by setting (IB2) D5 = 1. This option can be useful in transient battery situations (i.e. during car engine cranking) to quickly turnoff the amplifier to avoid any audible effects caused by noise/transients being injected by preamp stages. The bit must be set back to "0" shortly after the mute transition.

DocID023498 Rev 9 23/[41](#page--1-0)

7 Battery transitions management

7.1 Low voltage operation ("start stop")

The most recent OEM specifications are requiring automatic stop of car engine at traffic light, in order to reduce emissions of polluting substances. The TDA7569BLV, thanks to its innovating design, allows a continuous operation when battery falls down to 6/7V during such conditions, without producing pop noise. The maximum system power will be reduced accordingly.

Worst case battery cranking curves are shown below, indicating the shape and durations of allowed battery transitions.

V1 = 12 V; V2 = 6 V; V3 = 7 V; V4 = 8 V

 $t1 = 2$ ms; $t2 = 50$ ms; $t3 = 5$ ms; $t4 = 300$ ms; $t5 = 10$ ms; $t6 = 1$ s; $t7 = 2$ ms

Figure 35. Worst case battery cranking curve sample 2

V1 = 12 V; V2 = 6 V; V3 = 7 V

 $t1 = 2$ ms; $t2 = 5$ ms; $t3 = 15$ ms; $t5 = 1$ s; $t6 = 50$ ms

24/[41](#page--1-0) DocID023498 Rev 9

7.2 Advanced battery management

In addition to compatibility with low V_{batt} , the TDA7569BLV is able to sustain upwards fast battery transitions (like the one showed in *[Figure 36](#page-24-1)*) without causing unwanted audible effect, thanks to the innovative circuit topology.

Figure 36. Upwards fast battery transitions diagram

8 Application suggestion

8.1 Inputs impedance matching

Figure 37. Inputs impedance matching circuit

The above is a simplified input stage where it is visible that the AC-GND impedance (60 k Ω) is the same as the input one.

During battery variations the SVR voltage is moved and V_{IN} and $V_{AC\text{-GND}}$ tracks it through the two R-C networks.

Any differences of this two time constants can produce a differential input voltage, which can produce a noise.

Consequently, any additional passive components at the inputs (other than the input capacitors) such as series resistance or R dividers must be compensated for at AC-GND level by connecting the same equivalent resistance in series to C_{AC-GND} .

A good 1:1 matching $(Z_{AC\text{-GND}} = Z_{IN})$ is therefore recommended to minimize pop. This rule applies to both "4-CH operation" and "2-CH operation", as any unused input has be ACgrounded (through the same C_{IN} value).

8.2 High efficiency introduction

Thanks to its operating principle, the TDA7569BLV obtains a substantial reduction of power dissipation from traditional class-AB amplifiers without being affected by the massive radiation effects and complex circuitry normally associated with class-D solutions.

The high efficiency operating principle is based on the use of bridge structures which are connected by means of a power switch. In particular, as shown in *[Figure 2](#page-5-1)*, Ch1 is linked to Ch2, while Ch3 to Ch4. The switch, controlled by a logic circuit which senses the input signals, is closed at low volumes (output power steadily lower than 2.5 W) and the system acts like a "single bridge" with double load. In this case, the total power dissipation is a quarter of a double bridge.

Due to its structure, the highest efficiency level can be reached when symmetrical loads are applied on channels sharing the same switch.

Figure 38. High efficiency - basic structure

When the power demand increases to more than 2.5 W, the system behavior is switched back to a standard double bridge in order to guarantee the maximum output power, while in the 6 V start-stop devices the High Efficiency mode is automatically disabled at low V_{CC} (7.3 V \pm 0.3 V). No need to re-program it when V_{CC} goes back to normal levels.

The results show (*[Figure 19](#page-15-0)*) that in the range 2-4 W (@ V_{CC} = 14.4 V, R_L = 4 Ω), with the High Efficiency mode, the dissipated power gets up to 50 % less than the value obtained with the standard mode.

9 I^2C bus

9.1 I2C programming/reading sequences

A correct turn on/off sequence with respect to the diagnostic timings and producing no audible noises could be as follows (after battery connection):

- TURN-ON: PIN2 > 4.5V --- 10 ms --- (STAND-BY OUT + DIAG ENABLE) --- 1 s (min) --- MUTING OUT
- TURN-OFF: MUTING IN wait for 50 ms HW ST-BY IN (ST-BY pin ≤ 1.2 V)
- Car Radio Installation: PIN2 > 4.5 V --- 10ms DIAG ENABLE (write) --- 200 ms --- I²C read (repeat until All faults disappear).
- OFFSET TEST: Device in Play (no signal) -- OFFSET ENABLE 30 ms I²C reading (repeat I^2C reading until high-offset message disappears).

9.2 Address selection and I2C disable

When the ADSEL/I2CDIS pin is left open the I^2C bus is disabled and the device can be controlled by the STBY/MUTE pin.

In this status (no - I^2C bus) the CK pin enables the HIGH-EFFICIENCY MODE (0 = STD MODE; $1 = HE \text{ MODE}$) and the DATA pin sets the gain ($0 = 26$ dB; $1 = 16$ dB).

When the ADSEL/I2CDIS pin is connected to GND the ¹²C bus is active with address $<$ 1101100-x>.

To select the other I²C address a resistor must be connected to ADSEL/I2CDIS pin as following:

 $0 \leq R \leq 1$ k Ω : I²C bus active with address $\leq 1101100x$

11 kΩ < R < 21 kΩ: 1^2 C bus active with address <1101101x>

40 k $Ω$ < R < 70 k $Ω$: I²C bus active with address <1101110x>

R > 120 kΩ: Legacy mode

(x: read/write bit sector)

9.3 I2C bus interface

Data transmission from microprocessor to the TDA7569BLV and viceversa takes place through the 2 wires ${}^{12}C$ bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

9.3.1 Data validity

As shown by *[Figure 39](#page-28-3)*, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

As shown by *[Figure 40](#page-28-4)* a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

9.3.3 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

9.3.4 Acknowledge

The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see *[Figure 41](#page-28-5)*). The receiver** has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

* Transmitter

- master (μ P) when it writes an address to the TDA7569BLV
- slave (TDA7569BLV) when the μP reads a data byte from TDA7569BLV

** Receiver

- slave (TDA7569BLV) when the μP writes an address to the TDA7569BLV
- master (μP) when it reads a data byte from TDA7569BLV

10 Software specifications

All the functions of the TDA7569BLV are activated by 1^2C interface.

The bit 0 of the "ADDRESS BYTE" defines if the next bytes are write instruction (from μP to TDA7569BLV) or read instruction (from TDA7569BLV to μP).

Chip address

 $X = 0$ Write to device

 $X = 1$ Read from device

If $R/W = 0$, the μP sends 2 "Instruction Bytes": IB1 and IB2.

(*) address selector bit, please refer to address selection description on *[Chapter 9.2](#page-27-2)*.

Table 6. IB1

If R/W = 1, the TDA7569BLV sends 4 "Diagnostics Bytes" to μ P: DB1, DB2, DB3 and DB4.

Table 8. DB1

Table 8. DB1 (continued)

Table 9. DB2

Table 10. DB3

Bit	Instruction decoding bit		
D7	Thermal warning 2 active (D7 = 1), T_i = 145 °C		
D ₆	Thermal warning 3 active (D6 = 1) T_i = 125 °C		
D ₅	Channel RR (CH4) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel RR (CH4) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)	
D ₄	Channel RR (CH4) Turn-on diagnostic $(D4 = 0)$ Permanent diagnostic (D4 = 1)		
D ₃	Channel R (CH4) R Normal load $(D3 = 0)$ Short load $(D3 = 1)$		
D ₂	Channel RR (CH4) Turn-on diag.: No open load ($D2 = 0$) Open load detection $(D2 = 1)$ Permanent diag.: No output offset ($D2 = 0$) Output offset detection (D2 = 1)		
D ₁	Channel RR (CH4) No short to Vcc $(D1 = 0)$ Short to Vcc $(D1 = 1)$		
D ₀	Channel RR (CH4) No short to GND $(D1 = 0)$ Short to GND $(D1 = 1)$		

Table 11. DB4

11 Examples of bytes sequence

1 - Turn-On diagnostic - Write operation

2 - Turn-On diagnostic - Read operation

The delay from 1 to 2 can be selected by software, starting from 1ms

3a - Turn-On of the power amplifier with 26dB gain, mute on, diagnostic defeat, CD = 2%

3b - Turn-Off of the power amplifier

4 - Offset detection procedure enable

5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4)

• The purpose of this test is to check if a D.C. offset (2 V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins.

The delay from 4 to 5 can be selected by software, starting from 1ms

12 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*.

ECOPACK® is an ST trademark.

Figure 42. Flexiwatt27 (horizontal) mechanical data and package dimensions

36/[41](#page--1-0) DocID023498 Rev 9

Figure 43. Flexiwatt27 (vertical) mechanical data and package dimensions

Figure 44. Flexiwatt27 (SMD) mechanical data and package dimensions

Figure 45. PowerSO36 (slug up) mechanical data and package dimensions

13 Revision history

