TGA2753-SM

5.9 – 7.1 GHz Power Amplifier

Product Overview

The Qorvo TGA2753-SM is a C-Band Power Amplifier with integrated power detector. The TGA2753-SM operates from 5.9 – 7.1 GHz and is designed using Qorvo's power GaAs pHEMT and GaN HEMT production processes.

The TGA2753-SM typically provides 40 dBm of saturated output power with small signal gain of 31 dB. Third Order Intercept is 47 dBm at 30 dBm SCL.

The TG2753-SM is available in a low-cost, surface mount 42 lead 7x9 QFN package and is ideally suited for Point-to-Point Radio.

Lead-free and RoHS compliant

42-Lead 7.0 x 9.0 x 0.9 mm Package

Key Features

- Frequency Range: 5.9 – 7.1 GHz
- Power: +40 dBm Psat
- Gain: 31 dB
- TOI: 47 dBm at 30 dBm/tone
- Integrated Power Detector
- Bias: V_{D1} = V_{D2} = +6 V, I_{D1} + I_{D2} = 1000 mA, V_{D3} = +28V, I_{D3} = 190mA
- Package Dimensions: 7.0 x 9.0 x 0.9 mm

Functional Block Diagram



Top View

Applications

- Point-to-Point Radio
- Linear C-band Sat-Com

Ordering Information

Part No.	Description
TGA2753-SM T/R	500 pieces on a 7" reel (standard)
TGA2753-SM Eval Board	Evaluation Board
TGA2753-SM, Sample	Waffle Tray with 4 pcs

Absolute Maximum Ratings

Parameter	Rating
Drain Voltage, V_{D1}, V_{D2}	+9 V
Drain Voltage, V_{D3}	+32 V
Drain Current, I_{D1} + I_{D2}	2443 mA
Drain Current, I_{D3}	825 mA
Gate Voltage, V_{G12}	−1.2V / +0.5V
Gate Voltage, V_{G3}	−8V / 0V
Power Dissipation, Driver Stages, P_{DISS}	7.2 W
Power Dissipation, Final Stage, P_{DISS}	17 W
RF Input Power, CW, 50 Ω, T = 25 °C	+29 dBm
Mounting Temperature (30 Seconds)	260 °C
Storage Temperature	−40 to 150 °C

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability.

Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Operating Temp. Range	−40	+25	+85	°C
V_{D1}, V_{D2}		+6		V
V_{D3}		+28		V
I_{D1} + I_{D2}		1000		mA
I_{D3}		190		mA
V_{G12}		−0.65		V
V_{G3}		−2.6		V
I_{D1} + I_{D2} drive (at +34 dBm Pout)		1040		mA
I_{D3} drive (at +34 dBm Pout)		470		mA

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

Electrical Specifications

Parameter	Conditions [1]	Min	Typ	Max	Units
RF Frequency Range		5.9		7.1	GHz
Small Signal Gain		27	31		dB
Input Return Loss, IRL			5		dB
Output Return Loss, ORL			12		dB
Output Power at Pin = +12 dBm		+38	+40		dBm
Power Added Efficiency			30		%
Output Third Order Intercept, TOI @ 30 dBm/Tone			+47		dBm
Gate Leakage	V_{D3} = 10 V V_{G3} = −3.7 V	−4.2			mA
Gain Temperature Coefficient			−0.040		dB / °C
Power Temperature Coefficient			−0.013		dBm / °C

Notes:
1. Test conditions unless otherwise noted: V_{D1} = V_{D2} = +6 V, I_{D1} + I_{D2} = 1000 mA, V_{G1} = V_{G2} = −0.7 V, V_{D3}– = +28 V, I_{D3} = 190 mA, V_{G3} = −2.6 V, Temp = +25 °C, Z_0 = 50 Ω

Thermal and Reliability Information (GaAs Driver Stages)

Parameter	Test Conditions	Value	Units
Thermal Resistance (θ_{JC}) (1)	CW $T_{baseplate}$ = +85 °C, $V_{D\ Driver}$ = +6 V, I_{DQ} = 1000 mA, P_{DISS} = 6.0 W	9	ºC/W
Channel Temperature, T_{CH}		139	°C
Thermal Resistance (θ_{JC}) (1)	CW $T_{baseplate}$ = +85 °C, $V_{D\ Driver}$ = +6 V, $I_{D\ Driver}$ = 1040 mA, P_{OUT} = +34 dBm, P_{DISS} = 6.2 W	9.19	ºC/W
Channel Temperature, T_{CH} (Under RF)		142	°C

Notes:
1. Thermal resistance referenced to thet back of the package.

Thermal and Reliability Information (GaN Final Stage)

Parameter	Test Conditions	Value	Units
Thermal Resistance (θ_{JC}) (1)	CW	5.698	ºC/W
Channel Temperature, T_{CH} (2)	$T_{baseplate}$ = +85 °C, $V_{D\ Driver}$ = +28 V, I_{DQ} = 190 mA, P_{DISS} = 5.3 W	115.2	°C
Thermal Resistance (θ_{JC}) (1)	CW	5.539	ºC/W
Channel Temperature, T_{CH} (Under RF) (2)	$T_{baseplate}$ = +85 °C, $V_{D\ Driver}$ = +28 V, $I_{D\ Final}$ = 470 mA, P_{OUT} = +34 dBm, P_{DISS} = 10.7 W	144.3	°C

Notes:
1. Thermal resistance referenced to thet back of the package.
2. IR scan equivalent. Refer to the following document: GaN Device Channel Temperature, Thermal Resistance, and Reliability Estimates

Performance Plots

Test conditions unless otherwise noted: $V_{D1} = V_{D2} = +6$ V, $I_{D1} + I_{D2} = 1000$ mA, $V_{G1} = V_{G2} = -0.65$ V, $V_{D3-} = +28$ V, $I_{D3} = 190$ mA, $V_{G3} = -2.6$ V, Temp = +25 °C, $Z_0 = 50\ \Omega$

S-Parameter vs. Frequency



S-Parameter vs. Frequency



Output Power vs. Frequency



Pout, Gain, Id vs. Pin @ 6.5 GHz



AM - PM vs. Pout vs. Frequency



Power Detector vs. Pout vs. Frequency



Performance Plots

Test conditions unless otherwise noted: $V_{D1} = V_{D2} = +6$ V, $I_{D1} + I_{D2} = 1000$ mA, $V_{G1} = V_{G2} = -0.65$ V, $V_{D3-} = +28$ V, $I_{D3} = 190$ mA, $V_{G3} = -2.6$ V, Temp = +25 °C, $Z_0 = 50$ Ω

TOI vs. Frequency vs. Pout/Tone



Noise Figure vs. Frequency



IM3 vs. Pout/Tone vs. Frequency



IM5 vs. Pout/Tone vs. Frequency



Gain vs. Frequency vs. Bias (Vd1 and Vd2)

Vd3 = 28 V, Id3 = 190 mA, Vg3 = -2.6 V Typical



Gain vs. Frequency vs. Bias (Vd3)

Vd1 = Vd2 = 6 V, Id1 + Id2 = 1000 mA, Vg12 = -0.7 V Typical



Performance Plots

Test conditions unless otherwise noted: $V_{D1} = V_{D2} = +6$ V, $I_{D1} + I_{D2} = 1000$ mA, $V_{G1} = V_{G2} = -0.65$ V, $V_{D3} = +28$ V, $I_{D3} = 190$ mA, $V_{G3} = -2.6$ V, Temp = +25 °C, $Z_0 = 50\ \Omega$

Psat vs. Frequency vs. Bias (Vd1 and Vd2)
Vd3 = 28 V, Id3 = 190 mA, Vg3 = -2.6 V Typical



Psat vs. Frequency vs. Bias (Vd3)
Vd1 = Vd2 = 6 V, Id1 + Id2 = 1000 mA, Vg12 = -0.7 V Typical



P1dB vs. Frequency vs. Bias (Vd1 and Vd2)
Vd3 = 28 V, Id3 = 190 mA, Vg3 = -2.6 V Typical



P1dB vs. Frequency vs. Bias (Vd3)
Vd1 = Vd2 = 6 V, Id1 + Id2 = 1000 mA, Vg12 = -0.7 V Typical



TOI vs. Frequency vs. Bias (Vd1 and Vd2)
Vd3 = 28 V, Id3 = 190 mA, Vg3 = -2.6 V Typical



TOI vs. Frequency vs. Bias (Vd3)
Vd1 = Vd2 = 6 V, Id1 + Id2 = 1000 mA, Vg12 = -0.7 V Typical



Performance Plots

Test conditions unless otherwise noted: $V_{D1} = V_{D2} = +6$ V, $I_{D1} + I_{D2} = 1000$ mA, $V_{G1} = V_{G2} = -0.65$ V, $V_{D3} = +28$ V, $I_{D3} = 190$ mA, $V_{G3} = -2.6$ V, Temp = +25 °C, $Z_0 = 50\ \Omega$

Noise Figure vs. Frequency vs. Bias (Vd1 and Vd2)
Vd3 = 28 V, Id3 = 190 mA, Vg3 = -2.6 V Typical



Noise Figure vs. Frequency vs. Bias (Vd3)
Vd1 = Vd2 = 6 V, Id1 + Id2 = 1000 mA, Vg12 = -0.7 V Typical



Gain vs. Frequency vs. Temperature



Psat vs. Frequency vs. Temperature



P1dB vs. Frequency vs. Temperature



Power Detector vs. Pout vs. Temperature



Pin Configuration and Description



Top View

Pad No.	Label	Description
1, 2, 3, 4, 6, 7, 8, 9,11, 13, 15, 16, 17 18, 19, 21, 22, 23, 24, 25, 27, 28, 29, 33, 34, 35, 37, 39, 41	NC	No internal connection; can be grounded on PCB.
5	RF IN	RF Input, matched to 50 Ω, AC Coupled.
10, 42	V_{G12}	Gate voltage. Bias network is required; can be biased from either pin, and non-biased pin can be left open; see Application Circuit on page 10 as an example.
12, 40	V_{D1}	Drain voltage; must be biased from both sides. Bias network is required; see Application Circuit on page 10 as an example.
14, 38	V_{D2}	Drain voltage; must be biased from both sides. Bias network is required; see Application Circuit on page 10 as an example.
20, 32	V_{D3}	Drain voltage; must be biased from both sides. Bias network is required; see Application Circuit on page 10 as an example.
26	RF OUT	RF Output, matched to 50 ohms, AC Coupled.
30	V_{REF}	Reference diode output voltage.
31	V_{DET}	Detector diode output voltage. Varies with RF output power.
36	V_{G3}	Gate voltage. Bias network is required; see Application Circuit on page 10 as an example.
43, 44, 45, 46, 47	GND	Backside Paddle. Multiple vias should be employed to minimize inductance and thermal resistance; see Mounting Configuration on page 13 for suggested footprint.

Application Circuit



V_{G12} can be biased from either side, and the non-biased side can be left open.
V_{D1}, V_{D2}, V_{D3}, must be biased from both sides.

Bias-up Procedure
V_{G12} set to −1.2 V
V_{G3} set to −3.5 V
V_{D1}, V_{D2} set to +6 V
V_{D3} sets to +28 V
Adjust V_{G12} more positive until quiescent I_D is 1000 mA
Adjust V_{G3} more positive until quiescent I_D is 190 mA
Apply RF signal

Bias-down Procedure
Turn off RF signal
Reduce V_{G12} to −1.2 V. Ensure I_D ~ 0 mA
Reduce V_{G3} to −3.5 V. Ensure I_D ~ 0 mA
Turn V_{D1}, V_{D2}, V_{D3} to 0 V
Turn V_{G12}, V_{G3} to 0 V

Application Evaluation Board



1. Board Material is RO4003 0.008” thickness with ½ oz. copper cladding

Bill of Material

Reference Des.	Value	Description	Manuf.	Part Number
n/a	n/a	Printed Circuit Board	Qorvo	
C1 – C9	100 pF	Cap, 0402, +50 V, 5%, COG	various	
C10 – C17	1 µF	Cap, 0603, +50 V, 5%, X5R	various	
R1 – R3	10 Ω	Res, 0402, 1/16W, 5%, SMD	various	
R4, R5	20 KΩ	Res, 0603, 1/16W, 5%, SMD	various	
R6, R7	0 Ω	Res, 0805, 1/16W, 5%, SMD	various	
U1		5.9 – 7.7 GHz Power Amplifier	Qorvo	TGA2753-SM

Package Marking and Dimensions

MARKING: PART NUMBER – TGA2753-SM
LOT CODE – MXXX
PACKAGE EXPOSED METALLIZATION IS GOLD PLATED
PART IS OVERMOLD ENCAPSULATED



Notes:

1. All dimensions are in millimeters. Angles are in degrees.
2. This package is lead-free/RoHS-compliant with a copper alloy base (CDA194), and the plating material on the leads is Ni-Pd-Au. It is compatible with lead-free (maximum 260 °C reflow temperature) soldering process.

PCB Mounting Pattern



Notes:

1. The pad pattern shown has been developed and tested for optimized assembly at Qorvo. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.
2. Ground vias are critical for the proper performance of this device. Vias should have a final plated thru diameter of .1524 mm (.006”).
3. For best thermal performance, vias under the ground paddle should be copper filled.

Tape and Reel Information





Feature	Measure	Symbol	Size (in)	Size (mm)
Cavity	Length	A0	0.366	9.3
	Width	B0	0.287	7.3
	Depth	K0	0.047	1.2
	Pitch	P1	0.472	12.0
Centerline Distance	Cavity to Perforation - Length Direction	P2	0.079	2.0
	Cavity to Perforation - Width Direction	F	0.217	5.50
Cover Tape	Width	C	0.362	9.20
Carrier Tape	Width	W	0.630	16.0

Notes:
1. Empty part cavities at the trailing and leading ends are sealed with cover tape. See EIA 481-1-A.
2. Labels are placed on the flange opposite the sprockets in the carrier tape.