



Product Overview

The Qorvo TGF2023-2-10 is a discrete 10 mm GaN on SiC HEMT which operates from DC-14 GHz. The TGF2023-2-10 is designed using Qorvo’s proven QGaN25 production process. This process features advanced field plate techniques to optimize microwave power and efficiency at high drain bias operating conditions.

The TGF2023-2-10 typically provides 47.3 dBm of saturated output power with power gain of 14.4 dB at 6 GHz. The maximum power added efficiency is 65.6 % which makes the TGF2023-2-10 appropriate for high efficiency applications.

Lead-free and RoHS compliant

Functional Block Diagram



Key Features

- Frequency Range: DC - 14 GHz
 - Output Power (P_{3dB})¹: 47.3 dBm
 - Maximum PAE¹: 65.6%
 - Linear Gain¹: 17.4 dB
 - Bias: $V_D = 12 - 32$ V, $I_{DQ} = 200 - 1000$ mA
 - Technology: QGaN25 on SiC
 - Chip Dimensions: 0.82 x 2.48 x 0.10 mm
- Note 1: @ 6 GHz

Applications

- Defense & Aerospace
- Broadband Wireless

Pad Configuration

Pad No.	Symbol
1-8	V_G / RF IN
9	V_D / RF OUT
Backside	Source / Ground

Ordering Information

Part Number	Description
TGF2023-2-10	50 Watt GaN HEMT

Absolute Maximum Ratings

Parameter	Rating
Drain to Gate Voltage (V_{DG})	100 V
Gate Voltage Range (V_G)	-7 to +2 V
Drain Current (I_D)	10 A
Gate Current (I_G)	-10 to 28 mA
Power Dissipation, CW (P_D)	See graph on pg.4.
CW Input Power (P_{IN})	+40 dBm
Storage Temperature	-65 to 150°C

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability.

Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Drain Voltage Range (V_D)	12	28	40	V
Drain Quiescent Current (I_{DQ})	-	1000	-	mA
Gate Voltage, V_G^1	-3.7	-2.8	-2.3	V
Gate Leakage: $V_D = +10$ V, $V_G = -3.7$ V	-10	-	-	mA

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

Note:

- To be adjusted to desired I_{DQ}

RF Characterization – Model Optimum Power Tune

Test conditions unless otherwise noted: T = 25°C, Pulse (10% Duty Cycle, 100 μ s Width).

Parameter	Typical Value								Units
	3		6		8		10		
Frequency (F)									GHz
Drain Voltage (V_D)	28	28	28	28	28	28	28	28	V
Bias Current (I_{DQ})	200	500	200	500	200	500	200	500	mA
Output P3dB (P_{3dB})	47.3	47.2	47.3	47.3	47.3	47.3	47.3	47.2	dBm
PAE @ P3dB (PAE_{3dB})	62	61	60	60	57	56.9	54.5	54.6	%
Gain @ P3dB (G_{3dB})	19	19.9	13.6	14.4	11.1	11.8	9.3	9.9	dB
Parallel Resistance ⁽¹⁾ (R_p)	64.8	64.2	61.3	61.2	56.5	56.5	51.3	50.9	Ω ·mm
Parallel Capacitance ⁽¹⁾ (C_p)	0.233	0.249	0.292	0.297	0.300	0.296	0.327	0.329	pF/mm
Load Reflection Coefficient ⁽²⁾ (Γ_L)	0.18 \angle 51°	0.41 \angle 170°	0.18 \angle 53°	0.31 \angle 89°	0.38 \angle 103°	0.37 \angle 103°	0.46 \angle 116°	0.46 \angle 117°	--

Notes:

- Large signal equivalent output network (normalized).
- Characteristic Impedance (Z_0) = 5 Ω .

RF Characterization – Model Optimum Efficiency Tune

Test conditions unless otherwise noted: T = 25°C, Pulse (10% Duty Cycle, 100 μ s Width).

Parameter	Typical Value								Units
	3		6		8		10		
Frequency (F)									GHz
Drain Voltage (V_D)	28	28	28	28	28	28	28	28	V
Bias Current (I_{DQ})	200	500	200	500	200	500	200	500	mA
Output P3dB (P_{3dB})	45.9	45.7	45.9	46	46.1	46.1	46.2	46.2	dBm
PAE @ P3dB (PAE_{3dB})	68.5	67.2	66.5	65.6	63.4	63	59.6	59.5	%
Gain @ P3dB (G_{3dB})	21	21.6	15.1	15.8	12.3	13	10.5	11.1	dB
Parallel Resistance ⁽¹⁾ (R_p)	117	117	108	105	98.9	96	83	82	Ω ·mm
Parallel Capacitance ⁽¹⁾ (C_p)	0.375	0.359	0.378	0.375	0.376	0.375	0.373	0.375	pF/mm
Load Reflection Coefficient ⁽²⁾ (Γ_L)	0.46 \angle 46°	0.45 \angle 44°	0.55 \angle 79°	0.54 \angle 79°	0.60 \angle 94°	0.59 \angle 95°	0.62 \angle 107°	0.62 \angle 108°	--

Notes:

- Large signal equivalent output network (normalized).
- Characteristic Impedance (Z_0) = 5 Ω .

Thermal and Reliability Information - CW ⁽¹⁾

Parameter	Test Conditions	Value	Units
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 10\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$	2.8	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		113	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 20\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$	3.0	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		145	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 30\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$	3.2	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		181	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 40\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$	3.5	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		224	$^\circ\text{C}$

Notes:

- Assumes eutectic attach using 1.5mil thick 80/20 AuSn mounted to a 10 mm x 10 mm x 40 mil CuMo Carrier Plate.
- Refer to the following document: [GaN Device Channel Temperature, Thermal Resistance, and Reliability Estimates](#)



Thermal and Reliability Information - Pulsed ⁽¹⁾

Parameter	Test Conditions	Value	Units
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 35\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$ Pulse Width = 100 μS Duty Cycle = 5%	1.6	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		141	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 35\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$ Pulse Width = 100 μS Duty Cycle = 10%	1.7	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		144	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 35\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$ Pulse Width = 100 μS Duty Cycle = 20%	1.8	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		149	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 35\text{ W}$, $T_{baseplate} = 85^\circ\text{C}$ Pulse Width = 100 μS Duty Cycle = 50%	2.3	$^\circ\text{C/W}$
Channel Temperature, T_{CH}		167	$^\circ\text{C}$



Notes:

- Assumes eutectic attach using 1.5mil thick 80/20 AuSn mounted to a 10 mm x 10 mm x 40 mil CuMo Carrier Plate.
- Refer to the following document: [GaN Device Channel Temperature, Thermal Resistance, and Reliability Estimates](#)

Maximum Channel Temperature




Model Maximum Gain Performance



Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 200\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).


3GHz, Load-pull



Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 200\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).


6GHz, Load-pull



Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 200\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).


8GHz, Load-pull



Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 200\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).


10GHz, Load-pull



Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 500\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).


3GHz, Load-pull



Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 500\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).


6GHz, Load-pull



Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 500\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).


8GHz, Load-pull







Model Load Pull Contours

Test Conditions: $V_D = +28\text{ V}$, $I_{DQ} = 500\text{ mA}$, $T = +25^\circ\text{C}$, Pulse (10% Duty Cycle, 100 μs Width).





10GHz, Load-pull







Model Drive-Up Data – 3 GHz







Model Drive-Up Data – 6 GHz




Model Drive-Up Data – 8 GHz



Model Drive-Up Data – 10 GHz



Mechanical Drawing



1. Units: millimeters
2. Thickness: 0.100 mm
3. Die xy size tolerance: ± 0.050 mm

Bond Pads

Pad No.	Description	Dimensions
1-8	Gate	0.154 x 0.115
9	Drain	0.154 x 2.05
Die Backside	Source / Ground	0.824 x 2.482

Model

A model is available for download from Modelithics (at <http://www.modelithics.com/mvp/Qorvo&tab=3>) by approved Qorvo customers. The model is compatible with the industry's most popular design software including Agilent ADS and National Instruments/AWR applications. Once on the Modelithics web page, the user will need to register for a free license before being granted the download.

Assembly Notes

Component placement and adhesive attachment assembly notes:

- Vacuum pencils and/or vacuum collets are the preferred method of pick up.
- Air bridges must be avoided during placement.
- The force impact is critical during auto placement.
- Organic attachment (i.e. epoxy) not recommended.

Reflow process assembly notes:

- Use AuSn (80/20) solder and limit exposure to temperatures above 300°C to 3-4 minutes, maximum.
- An alloy station or conveyor furnace with reducing atmosphere should be used.
- Do not use any kind of flux.
- Coefficient of thermal expansion matching is critical for long-term reliability.
- Devices must be stored in a dry nitrogen atmosphere.

Interconnect process assembly notes:

- Ball bonding is the preferred interconnect technique, except where noted on the assembly diagram.
- Force, time, and ultrasonics are critical bonding parameters.
- Aluminum wire should not be used.
- Devices with small pad sizes should be bonded with 0.0007-inch wire.

Disclaimer

GaN/SiC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.

Bias Procedure

Bias-Up Procedure

1. Set V_G to -5 V.
2. Set I_D limit to 550 mA.
3. Apply +28 V to V_D .
4. Slowly adjust V_G until I_D is set to 500 mA.
5. Set I_D limit to 4 A.
6. Apply RF.

Bias-Down Procedure

1. Turn off RF signal.
2. Turn off V_D .
3. Wait two (2) seconds to allow drain capacitor to discharge.
4. Turn off V_G .