


General Description

The Qorvo TGF2929-HM is a 100 W (P_{3dB}) discrete GaN on SiC HEMT which operates from DC to 3.5 GHz. The device is constructed with Qorvo’s proven QGaN25HV process, which features advanced field plate techniques to optimize power and efficiency at high drain bias operating conditions. This optimization can potentially lower system costs in terms of fewer amplifier line-ups and lower thermal management costs.


Hermetic package

Lead-free and ROHS compliant

Evaluation boards are available upon request.



Functional Block Diagram



Product Features

- Frequency: DC to 3.5 GHz
 - Output Power (P_{3dB})¹: 132 W
 - Linear Gain¹: 17.4 dB
 - Typical DEFF (P_{3dB})¹: 74.9%
 - Operating Voltage: 28 V
 - Low thermal resistance package
 - CW and Pulse capable
- Note 1: @ 2 GHz

Applications

- Space radar
- Satcomm
- Military radar
- Civilian radar
- Land mobile and military radio communications
- Test instrumentation
- Wideband or narrowband amplifiers
- Jammers

Ordering info

Part No.	Description
TGF2929-HM	DC – 3.5 GHz packaged part
TGF2929-HM EVB01	3.1 – 3.5 GHz EVB

Absolute Maximum Ratings

Parameter	Rating	Units
Breakdown Voltage, BV_{DG}	+145	V
Gate Voltage Range, V_G	-7 to +2	V
Drain Current	12	A
Power Dissipation, CW (P_{DISS})	See page 4.	W
RF Input Power, CW, $T=25^\circ\text{C}$	+42	dBm
Storage Temperature	-65 to +150	$^\circ\text{C}$

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability.

Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Drain Voltage Range, V_D	+12	+28	+50	V
Drain Bias Current, I_{DQ}	–	260	–	mA
Gate Voltage, V_G^1	–	-2.7	–	V

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

Notes:

1. To be adjusted to desired I_{DQ}

Electrical Specifications

Parameter	Conditions	Min	Typ	Max	Units
Gate Leakage	$V_D = +10, V_G = -3.8$	-31.7			mA

Pulsed Characterization – Load Pull Performance – Power Tuned¹

Parameters	Typical Values				Unit
	1	2	3	3.5	
Frequency, F	1	2	3	3.5	GHz
Linear Gain, G_{LIN}	21.7	17.4	14.7	15.6	dB
Output Power at 3dB compression point, P_{3dB}	50.9	51.2	50.9	50.8	dBm
Drain Efficiency at 3dB compression point, $DEFF_{3dB}$	69.4	68.1	59.7	58.5	%
Gain at 3dB compression point	18.7	14.4	11.7	12.6	dB

Notes:

- $V_D = +28\text{ V}$, $I_D = 260\text{ mA}$, Temp = +25 °C, Pulse Width = 100 uS, Duty Cycle = 20%

Pulsed Characterization – Load Pull Performance – Efficiency Tuned¹

Parameters	Typical Values				Unit
	1	2	3	3.5	
Frequency	1	2	3	3.5	GHz
Linear Gain, G_{LIN}	23.3	18.6	16.0	17	dB
Output Power at 3dB compression point, P_{3dB}	50.1	49.5	49.9	49.1	dBm
Drain Efficiency at 3dB compression point, $DEFF_{3dB}$	79.2	74.9	67.4	63.1	%
Gain at 3dB compression point, G_{3dB}	20.3	15.6	13.0	14	dB

Notes:

- $V_D = +28\text{ V}$, $I_D = 260\text{ mA}$, Temp = +25 °C, Pulse Width = 100 uS, Duty Cycle = 20%

RF Characterization – 3.1 – 3.5 GHz EVB Performance At 3.3 GHz¹

Parameter	Min	Typ	Max	Units
Linear Gain, G_{LIN}	–	13.9	–	dB
Output Power at 3dB compression point, P_{3dB}	–	50.5	–	dBm
Power-Added-Efficiency at 3dB compression point, PAE_{3dB}	–	54	–	%
Gain at 3dB compression point, G_{3dB}	–	10.9	–	dB

Notes:


- $V_D = +28\text{ V}$, $I_D = 260\text{ mA}$, Temp = +25 °C, Pulse Width = 100 uS, Duty Cycle = 20%

RF Characterization – Mismatch Ruggedness at 3.3 GHz


Symbol	Parameter	dB Compression	Typical
VSWR	Impedance Mismatch Ruggedness	3	10:1

Test conditions unless otherwise noted: $T_A = 25\text{ °C}$, $V_D = 28\text{ V}$, $I_{DQ} = 260\text{ mA}$, Pulse Width = 100 uS, Duty Cycle = 20%, Driving input power is determined at pulsed compression under matched condition at EVB output connector.

Thermal and Reliability Information – Pulsed



Thermal and Reliability Information – CW



Thermal and Reliability Information – CW

Parameter	Simulation Conditions	Value	Units
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 28.8 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$	1.08	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		116	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 57.6 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$	1.15	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		151	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 86.4 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$	1.20	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		189	$^\circ\text{C}$
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 115.2 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$	1.28	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		232	$^\circ\text{C}$

Note:

1. Thermal resistance measured to bottom of package.
2. Refer to the following document: [GaN Device Channel Temperature, Thermal Resistance, and Reliability Estimates](#)

Thermal and Reliability Information – Pulsed

Parameter	Simulation Conditions	Value	Units
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 100 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$ Pulse Width = 1 mS	0.73	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		Duty Cycle = 5%	158
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 100 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$ Pulse Width = 1 mS	0.75	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		Duty Cycle = 10%	160
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 100 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$ Pulse Width = 1 mS	0.78	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		Duty Cycle = 20%	163
Thermal Resistance, Peak IR Surface Temperature at Average Power (θ_{JC})	$P_{DISS} = 100 \text{ W}$, $T_{baseplate} = 85 \text{ }^\circ\text{C}$ Pulse Width = 1 mS	0.88	$^\circ\text{C/W}$
Channel Temperature (T_{CH})		Duty Cycle = 50%	173

Note:


1. Thermal resistance measured to bottom of package.
2. Refer to the following document: [GaN Device Channel Temperature, Thermal Resistance, and Reliability Estimates](#)

Load Pull Smith Charts^{1, 2, 3}

Notes:

1. 28 V, 260 mA, Pulsed signal with 100 uS pulse width and 20 % duty cycle. Performance is at indicated input power.
2. See page 15 for load pull and source pull reference planes. 6-Ω load pull TRL fixtures are built with 20-mil RO4350B material.
3. NaN means the impedances are either undefined or varying in load-pull system.

1GHz, Load-pull




Load Pull Smith Charts^{1, 2, 3}

Notes:

1. 28 V, 260 mA, Pulsed signal with 100 uS pulse width and 20 % duty cycle. Performance is at indicated input power.
2. See page 15 for load pull and source pull reference planes. 6-Ω load pull TRL fixtures are built with 20-mil RO4350B material.
3. NaN means the impedances are either undefined or varying in load-pull system.

2GHz, Load-pull




Load Pull Smith Charts^{1, 2, 3}

Notes:

1. 28 V, 260 mA, Pulsed signal with 100 uS pulse width and 20 % duty cycle. Performance is at indicated input power.
2. See page 15 for load and source pull reference planes. 6-Ω load pull TRL fixtures are built with 20-mil RO4350B material.
3. NaN means the impedances are either undefined or varying in load-pull system.

3GHz, Load-pull




Load Pull Smith Charts^{1, 2, 3}

Notes:

1. 28 V, 260 mA, Pulsed signal with 100 uS pulse width and 20 % duty cycle. Performance is at indicated input power.
2. See page 15 for load and source pull reference planes. 6-Ω load pull TRL fixtures are built with 20-mil RO4350B material.
3. NaN means the impedances are either undefined or varying in load-pull system.





3.5GHz, Load-pull



Typical Performance – Load Pull Drive-up^{1, 2}

Notes:





1. Pulsed signal with 100 uS pulse width and 20 % duty cycle, $V_d = 28\text{ V}$, $I_{dQ} = 260\text{ mA}$
2. See page 15 for load pull and source pull reference planes where the performance was measured.



Typical Performance – Load Pull Drive-up^{1, 2}

Notes:




1. Pulsed signal with 100 uS pulse width and 20 % duty cycle, $V_d = 28\text{ V}$, $I_{dQ} = 260\text{ mA}$
2. See page 15 for load pull and source pull reference planes where the performance was measured.



Power Driveup Performance Over Temperatures Of 3.1 – 3.5 GHz EVB¹

Notes:



- Vd = 28 V, Idq = 260 mA, Pulse Width = 100 uS, Duty Cycle = 20 %




Power Driveup Performance At 25 °C Of 3.1 – 3.5 GHz EVB¹

Notes:

1. $V_d = 28\text{ V}$, $I_{dq} = 260\text{ mA}$, Pulse Width = 100 μs , Duty Cycle = 20 %



Pin Layout ¹




Notes:

1. The TGF2929-HM will be marked with the “TGF2929HM” designator and a lot code marked below the part designator. The “YY” represents the last two digits of the calendar year the part was manufactured, the “WW” is the work week of the assembly lot start, the “MXXX” is the production lot number, and the “ZZZ” is an auto-generated serial number.

Pin Description

Pin	Symbol	Description
1	VD / RF OUT	Gate voltage / RF Input
2	VG / RF IN	Drain voltage / RF Output
3	Flange	Source to be connected to ground


Mechanical Drawing^{1, 2, 3, 4, 5}



Notes:

1. All dimensions are in inches. Otherwise noted, the tolerance is ± 0.005 inches.
2. Material:
 - Package base: Metal
 - Ringframe: ceramic
 - Package lid: ceramic
3. Package exposed metal base and leads are gold plated.
4. Lid is attached to package with solder.
5. Parts meet industry NI360 footprint.


Schematic Of 3.1 – 3.5 GHz EVB



Bias-up Procedure	Bias-down Procedure
1. Set V_G to -4 V.	1. Turn off RF signal.
2. Set I_D current limit to 300 mA.	2. Turn off V_D
3. Apply 28 V V_D .	3. Wait 2 seconds to allow drain capacitor to discharge
4. Slowly adjust V_G until I_D is set to 260 mA.	4. Turn off V_G
5. Set I_D current limit to 7 A	
6. Apply RF.	

PCB Layout Of 3.1 – 3.5 GHz EVB

Board material is RO4350B 0.02" thickness with 1 oz copper cladding.



Bill Of material Of 3.1 – 3.5 GHz EVB

Ref Des	Value	Description	Manufacturer	Part Number
R1	1 kΩ	0603 Resistor	Vishay/Dale	CRCW0603102RJNEA
C1, C2	5.6 pF	RF NPO 250VDC ± 0.1 pF Capacitor	ATC	600S5R6BT
C3	1.2 pF	RF NPO 250VDC ± 0.1 pF Capacitor	ATC	600S1R2BT
L1	22 nH	Inductor	Coilcraft	0805CS-220X-LB
R2	20 Ω	0603 Resistor	Vishay/Dale	CRCW060320R0JNEA
C4	10 uF	Ceramic Capacitor	Murata	C1632X5R0J106M130AC
L2	12.5 nH	Inductor	Coilcraft	A04T_L
C5	2400 pF	Ceramic Capacitor	Murata	C08BL242X-5UN-X0T
C6	1000 pF	Ceramic Capacitor	ATC	800B102JT50XT
C7	220 uF	Electrolytic Capacitor	United Chemi-Con	EMVY500ADA221MJA0G
C8	15 pF	RF NPO 250VDC 5% Capacitor	ATC	600S150JT250XT

Recommended Solder Temperature Profile

