ASYMMETRICAL-BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTOR



TISP4A250H3BJ Overvoltage Protector

RING Line Protection for: -LCAS (Line Card Access Switch) such as Le75181, Le75183 and Le75282

Voltages Optimized for:

Device Name	V _{DRM} V	V _(BO) V		
TISP4A250H3BJ	+100	+125		
	-200	-250		

Rated for International Surge Wave Shapes

Wave Shape	Standard	I _{PPSM} A
2/10	GR-1089-CORE	500
8/20	IEC 61000-4-5	300
10/160	TIA-968-A	250
10/700	ITU-T K.20/21/45	200
10/560	TIA-968-A	160
10/1000	GR-1089-CORE	100

RUL Recognized Component

Description

The TISP4A250H3BJ is an asymmetrical bidirectional overvoltage

protector. It is designed to limit the peak voltages on the Ring line terminal of the LCAS (Line Card Access Switch) such as Le75181, Le75183 and Le75282. The TISP4A250H3BJ must be connected with bar-indexed terminal 1 to the protective Ground, and terminal 2 to the Ring conductor.

The TISP4A250H3BJ voltages are chosen to give adequate LCAS ring line terminal protection for all switch conditions. The most potentially stressful condition is low level power cross when the LCAS switches are closed. Under this condition, the TISP4A250H3BJ limits the voltage and corresponding LCAS dissipation until the LCAS thermal trip operates and opens the switches.

Under open-circuit ringing conditions, the line Ring conductor will have high peak voltages. For battery backed ringing, the Ring conductor will have a larger peak negative voltage than positive, i.e. the peak voltages are asymmetric. The TISP4A250H3BJ has a similar voltage asymmetry and will allow the maximum possible ringing voltage, while giving the most effective protection. On a connected line, the Tip conductor will have much smaller voltage levels than the open-circuit Ring conductor values. Here a TISP4xxxH3BJ series symmetrical voltage protector gives adequate protection.

Overvoltages are initially clipped by breakdown clamping. If sufficient current is available from the overvoltage, the breakdown voltage will rise to the breakover level, which causes the device to switch into a low-voltage on-state condition. This switching action removes the high voltage stress from the following circuitry and causes the current resulting from the overvoltage to be safely diverted through the protector. The high holding (switch off) current helps prevent d.c. latchup as the diverted current subsides.

How to Order

Device	Package	Carrier	Order As	Marking Code	Standard Quantity
TISP4A250H3BJ	SMB	Embossed Tape Reeled	TISP4A250H3BJR-S	4A250H	3000

NOVEMBER 2006 - REVISED JULY 2019

*RoHS Directive 2015/863, Mar 31, 2015 and Annex.

WARNING Cancer and Reproductive Harm www.P65Warnings.ca.gov Specifications are subject to change without notice. Users should verify actual device performance in their specific applications. The products described herein and this document are subject to specific legal disclaimers as set forth on the last page of this document, and at www.bourns.com/docs/legal/disclaimer.pdf.





SMB Package (Top View)

Device Symbol



Terminal typical application names shown in parenthesis



SD-TISP4A-001-a

BOURNS

Absolute Maximum Ratings, T_A = 25 °C (Unless Otherwise Noted)

Rating		Value	Unit	
Repetitive peak off-state voltage (see Note 1)	V _{DRM}	+100 -200	v	
Non-repetitive peak impulse current (see Notes 2 and 3)				
2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)		±500		
8/20 μs (IEC 61000-4-5, 1.2/50 μs voltage, 8/20 μs current combination wave generator)		±300		
10/160 μs (TIA-968-A, 10/160 μs voltage wave shape)		±250		
5/310 µs (ITU-T K.44, 10/700 µs voltage wave shape used in K.20/21/45)	I _{PPSM}	±200	A	
5/320 µs (TIA-968-A, 9/720 µs voltage wave shape)		±200		
10/560 μs (TIA-968-A, 10/560 μs voltage wave shape)		±160		
10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)		±100		
Non-repetitive peak on-state current (see Notes 2, 3 and 4)				
20 ms, 50 Hz (full sine wave)		55		
16.7 ms, 60 Hz (full sine wave)	I _{TSM}	60	A	
1000 s, 50 Hz or 60 Hz a.c.		2.2		
Initial rate of rise of on-state currrent, exponential current ramp. Maximum ramp value < 200 A	di _T /dt	400	A/μs	
Junction temperature	Τ _J	-40 to +150	°C	
Storage temperature range	T _{stg}	-65 to +150	°C	

NOTES: 1. See Figure 6 for voltages at other temperatures.

2. Initially the device must be in thermal equilibrium with $T_J = 25 \text{ °C}$.

3. The surge may be repeated after the device returns to its initial conditions.

4. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 5 for the current ratings at other durations. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C.

Overload Ratings, T_A = 25 °C (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
Maximum overload on-state current without open circuit, 50 Hz or 60 Hz a.c. (see note 5)			
0.03 s		60	
0.07 s	L- courses	40	A rmc
.6 s	T(OV)M	8	A 1115
5.0 s		7	
1000 s		2.2	

NOTE: 5. Peak overload on-state current during a.c. power cross tests of GR-1089-CORE and UL 1950/60950. These electrical stress levels may damage the TISP4A250H3BJ silicon die. After test, the pass criterion is either that the device is functional or, if it is faulty, that it has a short-circuit fault mode. In the short-circuit fault mode, the following equipment is protected as the device is a permanent short across the line. The equipment would be unprotected if an open-circuit fault mode developed.

BOURNS

Electrical Characteristics, T_A = 25 °C (Unless Otherwise Noted)

Parameter		Test Conditions		Min	Тур	Мах	Unit
I _{DRM}	Repetitive peak off-state current	V _D = V _{DRM}	T _A = 25 °C T _A = 85 °C			±5 ±10	μA
V _(BO)	Breakover voltage	dv/dt = ±250 V/ms, R _{SOURCE} = 300 Ω				+125 -250	V
I _(BO)	Breakover current	dv/dt = ±250 V/ms, R _{SOURCE} = 300 Ω		±150		±600	mA
V _T	On-state voltage	I _T = ±5 A, t _w = 100 μs				±3	V
Ι _Η	Holding current	$I_T = \pm 5 \text{ A}, \text{ di/dt} = \pm 30 \text{ mA/ms}$		±150		±600	mA
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp Maximum ramp value < 0.85V _{DRM}		±5			kV/µs
Co	Off-state capacitance	f = 1 MHz, V _d = 1 V rms	V _D = 2 V			72	pF

Thermal Characteristics

	Parameter	Test Conditions	Min	Тур	Max	Unit
$R_{ heta JA}$	Junction to ambient thermal resistance	EIA/JESD51-3 PCB, I _T = I _{TSM(1000)} (see Note 6)			113	°C 444
		265 mm x 210 mm populated line card, 4-layer PCB, I _T = I _{TSM(1000)}		50		C/W

NOTE: 6. EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

BOURNS

Parameter Measurement Information



Figure 1. Voltage-Current Characteristic for the Ring and Ground Terminals All Measurements are Referenced to the Ground Terminal

BOURNS

Typical Characteristics



NORMALIZED HOLDING CURRENT



NOVEMBER 2006 - REVISED JULY 2019

Specifications are subject to change without notice. Users should verify actual device performance in their specific applications. The products described herein and this document are subject to specific legal disclaimers as set forth on the last page of this document, and at <u>www.bourns.com/docs/legal/disclaimer.pdf</u>.

BOURNS

TI4HADC

V_{DRM} **DERATING FACTOR**

vs

MINIMUM AMBIENT TEMPERATURE

-40 -35 -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 T_{AMIN} - Minimum Ambient Temperature - °C

Figure 6.

Rating and Thermal Information



BOURNS

Asia-Pacific: Tel: +886-2 2562-4117 • Email: asiacus@bourns.com Europe: Tel: +36 88 885 877 • Email: eurocus@bourns.com The Americas: Tel: +1-951 781-5500 • Email: americus@bourns.com www.bourns.com

BOURNS

Applications Information



Figure 7. Typical Application Circuit

NOVEMBER 2006 - REVISED JULY 2019

"TISP" is a trademark of Bourns, Ltd., a Bourns Company, and is registered in the U.S. Patent and Trademark Office. "Bourns" is a registered trademark of Bourns, Inc. in the U.S. and other countries.

Specifications are subject to change without notice.

Users should verify actual device performance in their specific applications. The products described herein and this document are subject to specific legal disclaimers as set forth on the last page of this document, and at <u>www.bourns.com/docs/legal/disclaimer.pdf</u>.