

TJA1042

High-speed CAN transceiver with Standby mode

Rev. 11 — 16 January 2023

Product data sheet

1 General description

The TJA1042 high-speed CAN transceiver provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing the differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The TJA1042 belongs to the third generation of high-speed CAN transceivers from NXP Semiconductors, offering significant improvements over first- and second-generation devices such as the TJA1040. It offers improved ElectroMagnetic Compatibility (EMC) and ElectroStatic Discharge (ESD) performance, and also features:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- A very low-current Standby mode with bus wake-up capability
- Variants with a V_{IO} pin can be interfaced directly with microcontrollers with supply voltages from 3.3 V to 5 V

The TJA1042 implements the CAN physical layer as defined in ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s. The TJA1042B and TJA1042C feature shorter propagation delay, supporting larger network topologies.

These features make the TJA1042 an excellent choice for all types of HS-CAN networks, in nodes that require a low-power mode with wake-up capability via the CAN bus.

2 Features and benefits

2.1 General

- Fully ISO 11898-2:2016, SAE J2284-1 to SAE J2284-5 and SAE J1939-14 compliant
- Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase
- Suitable for 12 V and 24 V systems
- Low Electromagnetic Emission (EME) and high Electromagnetic Immunity (EMI), according to proposed EMC Standards IEC 62228-3 and SAE J2962-2
- Variants with a V_{IO} pin allow for direct interfacing with 3.3 V to 5 V microcontrollers
- Shorter propagation delay on the TJA1042B and TJA1042C variants supports larger network topologies (see [Table 8](#))
- SPLIT voltage output on TJA1042T and TJA1042CT for stabilizing the recessive bus level
- Both V_{IO} and non- V_{IO} variants are available in SO8 and leadless HVSON8 (3.0 mm × 3.0 mm) packages; HVSON8 with improved Automated Optical Inspection (AOI) capability.



- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)
- AEC-Q100 qualified

2.2 Predictable and fail-safe behavior

- Very low-current Standby mode with host and bus wake-up capability
- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus (high-ohmic) when the supply voltage drops below the switch-off undervoltage threshold
- Transmit Data (TXD) dominant time-out function
- Bus-dominant time-out function in Standby mode
- Undervoltage detection on pins V_{CC} and V_{IO}

2.3 Protections

- High ESD handling capability on the bus pins (± 8 kV)
- High voltage robustness on CAN pins (± 58 V)
- Bus pins protected against transients in automotive environments
- Thermally protected


3 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		4.5	-	5.5	V
V_{IO}	supply voltage on pin V_{IO}		2.8	-	5.5	V
$V_{uvd(VCC)}$	undervoltage detection voltage on pin V_{CC}		3.5	-	4.5	V
$V_{uvd(VIO)}$	undervoltage detection voltage on pin V_{IO}		1.3	2.0	2.7	V
I_{CC}	supply current	Standby mode	-	10	15	μ A
		Normal mode; bus recessive	2.5	5	10	mA
		Normal mode; bus dominant	20	45	70	mA
I_{IO}	supply current on pin V_{IO}	Standby mode; $V_{TXD} = V_{IO}$	5	-	14	μ A
		Normal mode				
		recessive; $V_{TXD} = V_{IO}$	15	80	200	μ A
		dominant; $V_{TXD} = 0$ V	-	350	1000	μ A
V_{ESD}	electrostatic discharge voltage	IEC 61000-4-2 at pins CANH and CANL	-8	-	+8	kV
V_{CANH}	voltage on pin CANH		-58	-	+58	V
V_{CANL}	voltage on pin CANL		-58	-	+58	V
T_{vj}	virtual junction temperature		-40	-	+150	$^{\circ}$ C

6 Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Type ^[1]	Description
TXD	1	I	transmit data input
GND	2 ^[2]	G	ground supply
V _{CC}	3	P	supply voltage
RXD	4	O	receive data output; reads out data from the bus lines
SPLIT	5	O	common-mode stabilization output; TJA1042T and TJA1042CT variants only
V _{IO}	5	P	supply voltage for I/O level adapter; TJA1042T(K)/3 and TJA1042BT(K) variants only
CANL	6	AIO	LOW-level CAN bus line
CANH	7	AIO	HIGH-level CAN bus line
STB	8	I	Standby mode control input

[1] I: digital input; O: digital output; AIO: analog input/output; P: power supply; G: ground.

[2] HVSON8 package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is recommended that the exposed center pad also be soldered to board ground.

7 Functional description

The TJA1042 is a HS-CAN stand-alone transceiver with Standby mode. It combines the functionality of the PCA82C250, PCA82C251 and TJA1040 transceivers with improved EMC and ESD handling capability and quiescent current performance. Improved slope control and high DC handling capability on the bus pins provide additional application flexibility.

The TJA1042 is available in two versions, distinguished only by the function of pin 5:

- The TJA1042T and TJA1042CT are backwards compatible with the TJA1040 when used with a 5 V microcontroller, and also cover existing PCA82C250 and PCA82C251 applications
- The TJA1042T(K)/3 and TJA1042BT(K) allow for direct interfacing to microcontrollers with supply voltages down to 3 V

7.1 Operating modes

The TJA1042 supports two operating modes, Normal and Standby, which are selected via pin STB. See [Table 4](#) for a description of the operating modes under normal supply conditions.

Table 4. Operating modes

Mode	Pin STB	Pin RXD	
		LOW	HIGH
Normal	LOW	bus dominant	bus recessive
Standby	HIGH	wake-up request detected	no wake-up request detected

7.1.1 Normal mode

A LOW level on pin STB selects Normal mode. In this mode, the transceiver can transmit and receive data via the bus lines CANH and CANL (see [Figure 1](#) for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible EME.

7.1.2 Standby mode

A HIGH level on pin STB selects Standby mode. In Standby mode, the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and Normal-mode receiver blocks are switched off to reduce supply current, and only a low-power differential receiver monitors the bus lines for activity. The wake-up filter on the output of the low-power receiver does not latch bus dominant states, but ensures that only bus dominant and bus recessive states that persist longer than $t_{\text{ftr(wake)bus}}$ are reflected on pin RXD.

In Standby mode, the bus lines are biased to ground to minimize the system supply current. The low-power receiver is supplied by V_{IO} , and is capable of detecting CAN bus activity even if V_{IO} is the only supply voltage available. When pin RXD goes LOW to signal a wake-up request, a transition to Normal mode will not be triggered until STB is forced LOW.




Figure 3. Wake-up timing

7.2 Fail-safe features

7.2.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on pin TXD persists for longer than $t_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set to HIGH. The TXD dominant time-out time also defines the minimum possible bit rate of 40 kbit/s.

7.2.2 Bus dominant time-out function

In Standby mode a 'bus dominant time-out' timer is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than $t_{to(dom)bus}$, the RXD pin is reset to HIGH. This function prevents a clamped dominant bus (due to a bus short-circuit or a failure in one of the other nodes on the network) from generating a permanent wake-up request. The bus dominant time-out timer is reset when the CAN bus changes from dominant to recessive state.

7.2.3 Internal biasing of TXD and STB input pins

Pins TXD and STB have internal pull-ups to V_{IO} to ensure a safe, defined state in case one or both of these pins are left floating. Pull-up currents flow in these pins in all states; both pins should be held HIGH in Standby mode to minimize standby current.

7.2.4 Undervoltage detection on pins V_{CC} and V_{IO}

Should V_{CC} drop below the V_{CC} undervoltage detection level, $V_{uvd}(V_{CC})$, the transceiver will switch to Standby mode. The logic state of pin STB will be ignored until V_{CC} has recovered.

Should V_{IO} drop below the V_{IO} undervoltage detection level, $V_{uvd}(V_{IO})$, the transceiver will switch off and disengage from the bus (zero load) until V_{IO} has recovered.

7.2.5 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature, $T_{j(sd)}$, the output drivers will be disabled until the virtual junction temperature falls below $T_{j(sd)}$ and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillation due to temperature drift is avoided.

7.3 SPLIT output pin and V_{IO} supply pin

Two versions of the TJA1042 are available, only differing in the function of a single pin. Pin 5 is either a SPLIT output pin or a V_{IO} supply pin.

7.3.1 SPLIT pin

Using the SPLIT pin on the TJA1042T and TJA1042CT in conjunction with a split termination network (see Figure 4 and Figure 7) can help to stabilize the recessive voltage level on the bus. This will reduce EME in networks with DC leakage to ground (e.g. from deactivated nodes with poor bus leakage performance). In Normal mode, pin SPLIT delivers a DC output voltage of $0.5V_{CC}$. In Standby mode or when V_{CC} is off, pin SPLIT is floating. When not used, the SPLIT pin should be left open.




Figure 4. Stabilization circuitry and application for version with SPLIT pin

7.3.2 V_{IO} supply pin

Pin V_{IO} on the TJA1042T(K)/3 and TJA1042BT(K) variants should be connected to the microcontroller supply voltage (see Figure 8). This will adjust the signal levels of pins TXD, RXD and STB to the I/O levels of the microcontroller. Pin V_{IO} also provides the internal supply voltage for the low-power differential receiver of the transceiver. For applications running in low-power mode, this allows the bus lines to be monitored for activity even if there is no supply voltage on pin V_{CC} .

For versions of the TJA1042 without a V_{IO} pin, the V_{IO} input is internally connected to V_{CC} . This sets the signal levels of pins TXD, RXD and STB to levels compatible with 5 V microcontrollers.

8 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are referenced to ground.

Symbol	Parameter	Conditions	Min	Max	Unit
V _x	voltage on pin x ^[1]	on pins CANH, CANL and SPLIT	-58	+58	V
		on any other pin	-0.3	+7	V
V _(CANH-CANL)	voltage between pin CANH and pin CANL		-27	+27	V
V _{trt}	transient voltage	on pins CANH, CANL ^[2]			
		pulse 1	-100	-	V
		pulse 2a	-	75	V
		pulse 3a	-150	-	V
		pulse 3b	-	100	V
V _{ESD}	electrostatic discharge voltage	IEC 61000-4-2 (150 pF, 330 Ω discharge circuit) ^[3]			
		at pins CANH and CANL	-8	+8	kV
		Human Body Model (HBM)			
		on any pin ^[4]	-4	+4	kV
		at pins CANH and CANL ^[5]	-8	+8	kV
		Machine Model (MM); 200 pF, 0.75 μH, 10 Ω ^[6]			
		at any pin	-300	+300	V
		Charged Device Model (CDM) ^[7]			
		at corner pins	-750	+750	V
at any pin	-500	+500	V		
T _{vj}	virtual junction temperature	^[8]	-40	+150	°C
T _{stg}	storage temperature	^[9]	-55	+150	°C

- [1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.
- [2] Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO 7637.
- [3] Verified by an external test house according to IEC TS 62228, Section 4.3.
- [4] According to AEC-Q100-002.
- [5] Pins stressed to reference group containing all ground and supply pins, emulating the application circuits (Figure 7 and Figure 8). HBM pulse as specified in AEC-Q100-002 used.
- [6] According to AEC-Q100-003.
- [7] According to AEC-Q100-011.
- [8] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$, where $R_{th(vj-a)}$ is a fixed value to be used for the calculation of T_{vj} . The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).
- [9] T_{stg} in application according to IEC61360-4. For component transport and storage conditions, see instead IEC61760-2.

9 Thermal characteristics

Table 6. Thermal characteristics

Value determined for free convection conditions on a JEDEC 2S2P board.

Symbol	Parameter	Conditions ^[1]	Typ	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	SO8 package; in free air	92	K/W
		HVSON8 package; in free air	53	K/W
R _{th(j-c)}	thermal resistance from junction to case	HVSON8 package; in free air	14	K/W
Ψ _{j-top}	thermal characterization parameter from junction to top of package	SO8 package; in free air	12	K/W
		HVSON8 package; in free air	6	K/W

[1] According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 μm) and thermal via array under the exposed pad connected to the first inner copper layer (thickness: 70 μm).

10 Static characteristics

Table 7. Static characteristics

T_{vj} = -40 °C to +150 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.8 V to 5.5 V^[1]; R_L = 60 Ω; C_L = 100 pF unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.^[2]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply; pin V_{CC}						
V _{CC}	supply voltage		4.5	-	5.5	V
V _{uvd(VCC)}	undervoltage detection voltage on pin V _{CC}		^[3] 3.5	-	4.5	V
I _{CC}	supply current	Standby mode				
		TJA1042(C)T; V _{TXD} = V _{CC}	-	10	15	μA
		TJA1042T(K)/3, TJA1042BT(K); V _{TXD} = V _{IO}	-	-	5	μA
		Normal mode				
		recessive; V _{TXD} = V _{IO} ^[4]	2.5	5	10	mA
		dominant; V _{TXD} = 0 V	20	45	70	mA
	dominant; V _{TXD} = 0 V; short circuit on bus lines; -3 V < (V _{CANH} = V _{CANL}) < +18 V	2.5	80	110	mA	
I/O level adapter supply; pin V_{IO}^[1]						
V _{IO}	supply voltage on pin V _{IO}		2.8	-	5.5	V
V _{uvd(VIO)}	undervoltage detection voltage on pin V _{IO}		^[3] 1.3	2.0	2.7	V
I _{IO}	supply current on pin V _{IO}	Standby mode; V _{TXD} = V _{IO}	5	-	14	μA
		Normal mode				
		recessive; V _{TXD} = V _{IO}	15	80	200	μA
	dominant; V _{TXD} = 0 V	-	350	1000	μA	

Table 7. Static characteristics...continued

$T_{vj} = -40\text{ }^{\circ}\text{C}$ to $+150\text{ }^{\circ}\text{C}$; $V_{CC} = 4.5\text{ V}$ to 5.5 V ; $V_{IO} = 2.8\text{ V}$ to 5.5 V ^[1]; $R_L = 60\text{ }\Omega$; $C_L = 100\text{ pF}$ unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.^[2]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
Standby mode control input; pin STB							
V_{IH}	HIGH-level input voltage		^[5] $0.7V_{IO}$ ^[4]	-	V_{IO} ^[4] + 0.3	V	
V_{IL}	LOW-level input voltage		-0.3	-	$0.3V_{IO}$ ^[4]	V	
I_{IH}	HIGH-level input current	$V_{STB} = V_{IO}$ ^[4]	-1	-	+1	μA	
I_{IL}	LOW-level input current	$V_{STB} = 0\text{ V}$	-15	-	-1	μA	
CAN transmit data input; pin TXD							
V_{IH}	HIGH-level input voltage		^[5] $0.7V_{IO}$ ^[4]	-	V_{IO} ^[4] + 0.3	V	
V_{IL}	LOW-level input voltage		-0.3	-	$0.3V_{IO}$ ^[4]	V	
I_{IH}	HIGH-level input current	$V_{TXD} = V_{IO}$ ^[4]	-5	-	+5	μA	
I_{IL}	LOW-level input current	$V_{TXD} = 0\text{ V}$	-260	-150	-30	μA	
C_i	input capacitance		^[6] -	5	10	pF	
CAN receive data output; pin RXD							
I_{OH}	HIGH-level output current	$V_{RXD} = V_{IO} - 0.4\text{ V}$	^[4] -9	-3	-1	mA	
I_{OL}	LOW-level output current	$V_{RXD} = 0.4\text{ V}$; bus dominant	2	5	12	mA	
Bus lines; pins CANH and CANL							
$V_{O(\text{dom})}$	dominant output voltage	$V_{TXD} = 0\text{ V}$; $t < t_{to(\text{dom})TXD}$					
		pin CANH; $R_L = 50\text{ }\Omega$ to $65\text{ }\Omega$	2.75	3.5	4.5	V	
		pin CANL; $R_L = 50\text{ }\Omega$ to $65\text{ }\Omega$	0.5	1.5	2.25	V	
$V_{\text{dom(TX)sym}}$	transmitter dominant voltage symmetry	$V_{\text{dom(TX)sym}} = V_{CC} - V_{\text{CANH}} - V_{\text{CANL}}$	-400	-	+400	mV	
V_{TXsym}	transmitter voltage symmetry	$V_{\text{TXsym}} = V_{\text{CANH}} + V_{\text{CANL}}$; $f_{\text{TXD}} = 250\text{ kHz}$, 1 MHz and 2.5 MHz ; $C_{\text{SPLIT}} = 4.7\text{ nF}$; $V_{CC} = 4.75\text{ V}$ to 5.25 V	^[6] $0.9V_{CC}$ ^[7]	-	$1.1V_{CC}$	V	
$V_{O(\text{dif})}$	differential output voltage	dominant: Normal mode; $V_{TXD} = 0\text{ V}$; $t < t_{to(\text{dom})TXD}$; $V_{CC} = 4.75\text{ V}$ to 5.25 V					
		$R_L = 45\text{ }\Omega$ to $65\text{ }\Omega$	1.5	-	3	V	
		$R_L = 45\text{ }\Omega$ to $70\text{ }\Omega$	1.5	-	3.3	V	
		$R_L = 2240\text{ }\Omega$	1.5	-	5	V	
		recessive; no load					
		Normal mode: $V_{TXD} = V_{IO}$ ^[4]	-50	-	+50	mV	
$V_{O(\text{rec})}$	recessive output voltage	Normal mode; $V_{TXD} = V_{IO}$ ^[4] ; no load	2	$0.5V_{CC}$	3	V	
		Standby mode; no load	-0.1	-	+0.1	V	

Table 7. Static characteristics...continued

$T_{vj} = -40\text{ °C to }+150\text{ °C}$; $V_{CC} = 4.5\text{ V to }5.5\text{ V}$; $V_{IO} = 2.8\text{ V to }5.5\text{ V}^{[1]}$; $R_L = 60\text{ }\Omega$; $C_L = 100\text{ pF}$ unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.^[2]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{th(RX)dif}$	differential receiver threshold voltage	$-30\text{ V} \leq V_{CANL} \leq +30\text{ V}$; $-30\text{ V} \leq V_{CANH} \leq +30\text{ V}$				
		Normal mode	0.5	0.7	0.9	V
		Standby mode ^[8]	0.4	0.7	1.15	V
$V_{rec(RX)}$	receiver recessive voltage	$-30\text{ V} \leq V_{CANL} \leq +30\text{ V}$; $-30\text{ V} \leq V_{CANH} \leq +30\text{ V}$				
		Normal mode	-4	-	0.5	V
		Standby mode	-4	-	0.4	V
$V_{dom(RX)}$	receiver dominant voltage	$-30\text{ V} \leq V_{CANL} \leq +30\text{ V}$; $-30\text{ V} \leq V_{CANH} \leq +30\text{ V}$				
		Normal mode	0.9	-	9.0	V
		Standby mode	1.15	-	9.0	V
$V_{hys(RX)dif}$	differential receiver hysteresis voltage	$-30\text{ V} \leq V_{CANL} \leq +30\text{ V}$; $-30\text{ V} \leq V_{CANH} \leq +30\text{ V}$	50	120	200	mV
$I_{O(sc)dom}$	dominant short-circuit output current	$V_{TXD} = 0\text{ V}$; $t < t_{to(dom)TXD}$; $V_{CC} = 5\text{ V}$				
		pin CANH; $V_{CANH} = -15\text{ V to }+40\text{ V}$	-100	-70	-	mA
		pin CANL; $V_{CANL} = -15\text{ V to }+40\text{ V}$	-	70	100	mA
$I_{O(sc)rec}$	recessive short-circuit output current	Normal mode; $V_{TXD} = V_{IO}^{[4]}$ $V_{CANH} = V_{CANL} = -27\text{ V to }+32\text{ V}$	-5	-	+5	mA
I_L	leakage current	$V_{CC} = V_{IO} = 0\text{ V}$ or $V_{CC} = V_{IO} = \text{shorted to ground via }47\text{ k}\Omega$; $V_{CANH} = V_{CANL} = 5\text{ V}$	-5	-	+5	μA
R_i	input resistance	$-2\text{ V} \leq V_{CANL} \leq +7\text{ V}$; $-2\text{ V} \leq V_{CANH} \leq +7\text{ V}$	9	15	28	k Ω
ΔR_i	input resistance deviation	$0\text{ V} \leq V_{CANL} \leq +5\text{ V}$; $0\text{ V} \leq V_{CANH} \leq +5\text{ V}$	-1	-	+1	%
$R_{i(dif)}$	differential input resistance	$-2\text{ V} \leq V_{CANL} \leq +7\text{ V}$; $-2\text{ V} \leq V_{CANH} \leq +7\text{ V}$	19	30	52	k Ω
$C_{i(cm)}$	common-mode input capacitance		-	-	20	pF
$C_{i(dif)}$	differential input capacitance		-	-	10	pF
Common mode stabilization output; pin SPLIT; only for TJA1042T and TJA1042CT						
V_O	output voltage	Normal mode $I_{SPLIT} = -500\text{ }\mu\text{A to }+500\text{ }\mu\text{A}$	$0.3V_{CC}$	$0.5V_{CC}$	$0.7V_{CC}$	V
		Normal mode; $R_L = 1\text{ M}\Omega$	$0.45V_{CC}$	$0.5V_{CC}$	$0.55V_{CC}$	V
I_L	leakage current	Standby mode $V_{SPLIT} = -58\text{ V to }+58\text{ V}$	-5	-	+5	μA

Table 7. Static characteristics...continued

$T_{vj} = -40\text{ °C to }+150\text{ °C}$; $V_{CC} = 4.5\text{ V to }5.5\text{ V}$; $V_{IO} = 2.8\text{ V to }5.5\text{ V}^{[1]}$; $R_L = 60\text{ }\Omega$; $C_L = 100\text{ pF}$ unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.^[2]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Temperature detection						
$T_{j(sd)}$	shutdown junction temperature		^[6] -	190	-	°C

- [1] Only the TJA1042T(K)/3 and TJA1042BT(K) variants have a V_{IO} pin; for the TJA1042T and TJA1042CT variants, the V_{IO} input is internally connected to V_{CC} .
- [2] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.
- [3] Undervoltage is detected between min and max values. Undervoltage is guaranteed to be detected below min value and guaranteed not to be detected above max value.
- [4] $V_{IO} = V_{CC}$ for the non- V_{IO} product variants.
- [5] Maximum value assumes $V_{CC} < V_{IO}$; if $V_{CC} > V_{IO}$, the maximum value will be $V_{CC} + 0.3\text{ V}$.
- [6] Not tested in production; guaranteed by design.
- [7] The test circuit used to measure the bus output voltage symmetry (which includes CSPLIT) is shown in [Figure 10](#).
- [8] Variants with a V_{IO} pin: values valid when $-12\text{ V} \leq V_{CANL} \leq +12\text{ V}$ and $-12\text{ V} \leq V_{CANH} \leq +12\text{ V}$.

11 Dynamic characteristics

Table 8. Dynamic characteristics

$T_{vj} = -40\text{ °C to }+150\text{ °C}$; $V_{CC} = 4.5\text{ V to }5.5\text{ V}$; $V_{IO} = 2.8\text{ V to }5.5\text{ V}^{[1]}$; $R_L = 60\text{ }\Omega$ unless specified otherwise; all voltages are defined with respect to ground.^[2]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Transceiver timing; pins CANH, CANL, TXD and RXD; see Figure 5 , Figure 6 and Figure 9						
$t_{d(TXD-busdom)}$	delay time from TXD to bus dominant	TJA1042B/C; Normal mode	-	60	100	ns
		TJA1042T, T(K)/3	-	65	100	ns
$t_{d(TXD-busrec)}$	delay time from TXD to bus recessive	TJA1042B/C; Normal mode	-	70	115	ns
		TJA1042T, T(K)/3	-	90	125	ns
$t_{d(busdom-RXD)}$	delay time from bus dominant to RXD	TJA1042B/C; Normal mode	-	55	100	ns
		TJA1042T, T(K)/3	-	60	110	ns
$t_{d(busrec-RXD)}$	delay time from bus recessive to RXD	TJA1042B/C; Normal mode	-	60	145	ns
		TJA1042T, T(K)/3	-	65	155	ns
$t_{d(TXDL-RXDL)}$	delay time from TXD LOW to RXD LOW	TJA1042B; Normal mode	60	-	225	ns
		TJA1042C; Normal mode	60	-	195	ns
		TJA1042T(K)/3; Normal mode	60	-	250	ns
		TJA1042T; Normal mode	60	-	220	ns
$t_{d(TXDH-RXDH)}$	delay time from TXD HIGH to RXD HIGH	TJA1042B; Normal mode	60	-	225	ns
		TJA1042C; Normal mode	60	-	195	ns
		TJA1042T(K)/3; Normal mode	60	-	250	ns
		TJA1042T; Normal mode	60	-	220	ns
$t_{bit(bus)}$	transmitted recessive bit width	$t_{bit(TXD)} = 500\text{ ns}$ ^[3]	435	-	530	ns
		$t_{bit(TXD)} = 200\text{ ns}$ ^[3]	155	-	210	ns
$t_{bit(RXD)}$	bit time on pin RXD	$t_{bit(TXD)} = 500\text{ ns}$ ^[3]	400	-	550	ns
		$t_{bit(TXD)} = 200\text{ ns}$ ^[3]	120	-	220	ns
Δt_{rec}	receiver timing symmetry	$t_{bit(TXD)} = 500\text{ ns}$	-65	-	+40	ns
		$t_{bit(TXD)} = 200\text{ ns}$	-45	-	+15	ns
$t_{to(dom)TXD}$	TXD dominant time-out time	$V_{TXD} = 0\text{ V}$; Normal mode ^[4]	0.3	2	5	ms
$t_{to(dom)bus}$	bus dominant time-out time	Standby mode ^[5]	0.3	2	5	ms
$t_{ftr(wake)bus}$	bus wake-up filter time	version with SPLIT pin; Standby mode	0.5	1	3	μs
		versions with V_{IO} pin; Standby mode	0.5	1.5	5	μs
$t_{d(stb-norm)}$	standby to normal mode delay time		7	25	47	μs



[1] Only the TJA1042T(K)/3 and TJA1042BT(K) variants have a V_{IO} pin; for the TJA1042T and TJA1042CT variants, the V_{IO} input is internally connected to V_{CC} .

[2] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

[3] See [Figure 6](#).

[4] Minimum value of 0.8 ms required according to SAE J2284; 0.3 ms is allowed according to ISO11898-2:2016 for legacy devices. Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur above the max value.



[5] Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur above the max value.



12 Application information

The minimum external circuitry needed with the TJA1042 is shown in [Figure 7](#) and [Figure 8](#). See the Application Hints ([Section 12.2](#)) for further information about external components and PCB layout requirements.



12.1 Application diagrams



12.2 Application hints

Further information on the application of the TJA1042 can be found in NXP application hints *AH1014 'Application Hints - Standalone high speed CAN transceiver TJA1042/TJA1043/TJA1048/TJA1051'*.

13 Test information




13.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q100 Rev-G - *Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

14 Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT96-1	076E03	MS-012			99-12-27 03-02-18

Figure 11. Package outline SOT96-1 (SO8)




Figure 12. Package outline SOT782-1 (HVSON8)

15 Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

16 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 13](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 9](#) and [Table 10](#)

Table 9. SnPb eutectic process (from J-STD-020D)


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm ³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

Table 10. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 13](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

17 Appendix: ISO 11898-2:2016 parameter cross-reference list

Table 11. ISO 11898-2:2016 to NXP data sheet parameter conversion

ISO 11898-2:2016		NXP data sheet	
Parameter	Notation	Symbol	Parameter
HS-PMA dominant output characteristics			
Single ended voltage on CAN_H	V_{CAN_H}	$V_{O(dom)}$	dominant output voltage
Single ended voltage on CAN_L	V_{CAN_L}		
Differential voltage on normal bus load	V_{Diff}	$V_{O(dif)}$	differential output voltage
Differential voltage on effective resistance during arbitration			
Optional: Differential voltage on extended bus load range			
HS-PMA driver symmetry			
Driver symmetry	V_{SYM}	V_{TXsym}	transmitter voltage symmetry
Maximum HS-PMA driver output current			
Absolute current on CAN_H	I_{CAN_H}	$I_{O(sc)dom}$	dominant short-circuit output current
Absolute current on CAN_L	I_{CAN_L}		
HS-PMA recessive output characteristics, bus biasing active/inactive			
Single ended output voltage on CAN_H	V_{CAN_H}	$V_{O(rec)}$	recessive output voltage
Single ended output voltage on CAN_L	V_{CAN_L}		
Differential output voltage	V_{Diff}	$V_{O(dif)}$	differential output voltage
Optional HS-PMA transmit dominant timeout			
Transmit dominant timeout, long	t_{dom}	$t_{to(dom)TXD}$	TXD dominant time-out time
Transmit dominant timeout, short			
HS-PMA static receiver input characteristics, bus biasing active/inactive			
Recessive state differential input voltage range	V_{Diff}	$V_{th(RX)dif}$	differential receiver threshold voltage
Dominant state differential input voltage range		$V_{rec(RX)}$	receiver recessive voltage
		$V_{dom(RX)}$	receiver dominant voltage
HS-PMA receiver input resistance (matching)			
Differential internal resistance	R_{Diff}	$R_{i(dif)}$	differential input resistance
Single ended internal resistance	R_{CAN_H} R_{CAN_L}	R_i	input resistance
Matching of internal resistance	MR	ΔR_i	input resistance deviation
HS-PMA implementation loop delay requirement			
Loop delay	t_{Loop}	$t_{d(TXDH-RXDH)}$	delay time from TXD HIGH to RXD HIGH
		$t_{d(TXDL-RXDL)}$	delay time from TXD LOW to RXD LOW

Table 11. ISO 11898-2:2016 to NXP data sheet parameter conversion...continued

ISO 11898-2:2016		NXP data sheet	
Parameter	Notation	Symbol	Parameter
Optional HS-PMA implementation data signal timing requirements for use with bit rates above 1 Mbit/s up to 2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s			
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	$t_{\text{Bit(Bus)}}$	$t_{\text{bit(bus)}}$	transmitted recessive bit width
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	$t_{\text{Bit(RXD)}}$	$t_{\text{bit(RXD)}}$	bit time on pin RXD
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	Δt_{Rec}	Δt_{rec}	receiver timing symmetry
HS-PMA maximum ratings of $V_{\text{CAN_H}}$, $V_{\text{CAN_L}}$ and V_{Diff}			
Maximum rating V_{Diff}	V_{Diff}	$V_{(\text{CANH-CANL})}$	voltage between pin CANH and pin CANL
General maximum rating $V_{\text{CAN_H}}$ and $V_{\text{CAN_L}}$	$V_{\text{CAN_H}}$	V_x	voltage on pin x
Optional: Extended maximum rating $V_{\text{CAN_H}}$ and $V_{\text{CAN_L}}$	$V_{\text{CAN_L}}$		
HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered			
Leakage current on CAN_H, CAN_L	$I_{\text{CAN_H}}$ $I_{\text{CAN_L}}$	I_L	leakage current
HS-PMA bus biasing control timings			
CAN activity filter time, long	t_{Filter}	$t_{\text{wake(busdom)}}^{[1]}$	bus dominant wake-up time
CAN activity filter time, short		$t_{\text{wake(busrec)}}^{[1]}$	bus recessive wake-up time
Wake-up timeout, short	t_{Wake}	$t_{\text{to(wake)bus}}$	bus wake-up time-out time
Wake-up timeout, long			
Timeout for bus inactivity	t_{Silence}	$t_{\text{to(silence)}}$	bus silence time-out time
Bus Bias reaction time	t_{Bias}	$t_{\text{d(busact-bias)}}$	delay time from bus active to bias

[1] $t_{\text{filtr(wake)bus}}$ - bus wake-up filter time, in devices with basic wake-up functionality

18 Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TJA1042 v.11	20230116	Product data sheet	-	TJA1042 v.10
Modifications:	<ul style="list-style-type: none"> • Added variants TJA1042BT(K) and TJA1042CT with shorter propagation delay • Section 2.1: SAE J1939-14 compliance added • Section 2.1: EMC compliance updated to latest standards IEC 62228-3 and SAE J2962-2 • Section 2.2: updated text describing supply undervoltage behavior • Table 3: pin type column added • Table 5: format and footnotes revised; no specification changes • Table 6: parameter definitions and specifications updated • Table 7: footnotes updated/added; parameter values changed: $I_{O(sc)dom}$, I_{OH} for pin RXD (min value) • Table 8: delay time parameter values revised and footnotes updated/added • Figure 5 and Figure 6: timing diagrams revised • Section 12: introductory paragraph added • Figure 9 and Figure 10: drawings revised • Section 17: 'Soldering of HVSON packages' removed • Section 19: legal information updated 			
TJA1042 v.10	20171124	Product data sheet	-	TJA1042 v.9
TJA1042 v.9	20160523	Product data sheet	-	TJA1042 v.8
TJA1042 v.8	20150115	Product data sheet	-	TJA1042 v.7
TJA1042 v.7	20120508	Product data sheet	-	TJA1042 v.6
TJA1042 v.6	20110323	Product data sheet	-	TJA1042 v.5
TJA1042 v.5	20110118	Product data sheet	-	TJA1042 v.4
TJA1042 v.4	20091006	Product data sheet	-	TJA1042 v.3
TJA1042 v.3	20090825	Product data sheet	-	TJA1042 v.2
TJA1042 v.2	20090708	Product data sheet	-	TJA1042 v.1
TJA1042 v.1	20090309	Product data sheet	-	-

19 Legal information

19.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

19.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as “Critical Applications”), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys’ fees) that NXP may incur related to customer’s incorporation of any product in a Critical Application.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

19.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.