

# TJA1441

## High-speed CAN transceiver

Rev. 2 — 15 October 2021

Product data sheet

## 1 General description

---

The TJA1441 is a member of the TJA144x family of transceivers that provide an interface between a Controller Area Network (CAN) or CAN FD (Flexible Data rate) protocol controller and the physical two-wire CAN bus. TJA144x transceivers implement the CAN physical layer as defined in ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5, and are fully interoperable with high-speed Classical CAN and CAN FD transceivers. All TJA144x variants enable reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s.

The TJA1441 is intended as a simple replacement for high-speed Classical CAN and CAN FD transceivers, such as the TJA1051 or TJA1057 from NXP. It offers pin compatibility and is designed to avoid changes to hardware and software design, allowing the TJA1441 to be easily retrofitted to existing applications.

An AEC-Q100 Grade 0 variant, the TJR1441, is available for high temperature applications, supporting operation at 150 °C ambient temperature. A variant intended for industrial applications, the TJF1441, is also available.

### 1.1 TJA1441 variants

The TJA1441 comes in three variants, each available in an SO8 or HVSON8 package:

- The TJA1441A is a high-speed CAN transceiver with Normal and Silent modes and a VIO supply pin. The VIO pin allows for direct interfacing with 3.3 V and 5 V-supplied microcontrollers.
- The TJA1441B is a high-speed CAN transceiver with Normal and Silent modes.
- The TJA1441D is a high-speed CAN transceiver with Normal and Silent modes with a transmitter/receiver On/Off input.

## 2 Features and benefits

---

### 2.1 General

- ISO 11898-2:2016, SAE J2284-1 to SAE J2284-5 and SAE J1939-14 compliant
- Standard CAN and CAN FD data bit rates up to 5 Mbit/s
- Low Electromagnetic Emission (EME) and high Electromagnetic Immunity (EMI)
- Qualified according to AEC-Q100 Grade 1
- Silent mode for node diagnosis and failure containment
- TJA1441A only: VIO input for interfacing with 3.3 V to 5 V microcontrollers
- TJA1441D only: dedicated input for switching to very low-current Off mode and disengaging from the bus
- All variants are available in SO8 and leadless HVSON8 (3.0 mm x 3.0 mm) packages; HVSON8 with improved Automated Optical Inspection (AOI) capability.



- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)

## 2.2 Predictable and fail-safe behavior

- Undervoltage detection with defined handling on all supply pins
- Full functionality guaranteed from the undervoltage detection thresholds up to the maximum limiting voltage values
- Defined behavior below the undervoltage detection thresholds
- Transceiver disengages from the bus (high-ohmic) when the supply voltage drops below the Off mode threshold
- Internal biasing of TXD and mode selection input pins, to enable defined fail-safe behavior

## 2.3 Protection

- High ESD handling capability on the bus pins (8 kV IEC and HBM)
- Bus pins protected against transients in automotive environments
- Transmit Data (TXD) dominant time-out function
- Thermally protected

### 3 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC}$	supply voltage		4.5	-	5.5	V
$I_{CC}$	supply current	Normal mode, dominant	-	38	60	mA
		Normal mode, recessive	-	4	7	mA
		Silent mode	-	3	6	mA
		Off mode (TJA1441D only)	-	90	250	$\mu$ A
$V_{uvd(VCC)}$	undervoltage detection voltage on pin VCC		4	-	4.5	V
$V_{uvhys(VCC)}$	undervoltage hysteresis voltage on pin VCC		50	-	-	mV
$V_{uvd(swoff)(VCC)}$	switch-off undervoltage detection voltage on pin VCC	TJA1441B/D	2.65	-	2.95	V
$V_{IO}$	supply voltage on pin VIO		2.95	-	5.5	V
$I_{IO}$	supply current on pin VIO	Normal mode, dominant; $V_{TXD} = 0$ V	-	250	760	$\mu$ A
		Normal mode, recessive; $V_{TXD} = V_{IO}$	-	150	460	$\mu$ A
		Silent mode; $V_{TXD} = V_{IO}$	-	70	200	$\mu$ A
$V_{uvd(swoff)(VIO)}$	switch-off undervoltage detection voltage on pin VIO	TJA1441A	2.65	-	2.95	V
$V_{ESD}$	electrostatic discharge voltage	IEC 61000-4-2 on pins CANH and CANL	-8	-	+8	kV
$V_{CANH}$	voltage on pin CANH	limiting value according to IEC 60134	-36	-	+40	V
$V_{CANL}$	voltage on pin CANL	limiting value according to IEC 60134	-36	-	+40	V
$T_{vj}$	virtual junction temperature		-40	-	+150	$^{\circ}$ C

## 4 Ordering information

Table 2. Ordering information

Type number	Package		Version
	Name	Description	
TJA1441AT	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1
TJA1441BT			
TJA1441DT			
TJA1441ATK	HVSON8	plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3 × 3 × 0.85 mm	SOT782-1
TJA1441BTK			
TJA1441DTK			

Table 3. TJA1441 feature overview

See [Section 19](#) for a feature overview of the complete TJx144x/TJx146x/TJF1441 family.

Device <sup>[1]</sup>	Modes					Supplies			Data rate		Additional features					
	Normal	Standby	Sleep	Silent/Listen-only	Selectable Off	VCC pin	VIO pin	VBAT pin	Up to 5 Mbit/s CAN FD	Up to 8 Mbit/s CAN FD	Signal improvement <sup>[2]</sup>	Wake-up source recognition <sup>[3]</sup>	Short WUP support [0.5 - 1.8 μs] <sup>[4]</sup>	Single supply pin wake-up	TXD dominant timeout	Local diagnostics via ERR_N pin
TJA1441A	•			•		•	•		•						•	
TJA1441B	•			•		•			•						•	
TJA1441D	•			•	•	•			•						•	


[1] TJA1441 is AEC-Q100 Grade 1.

[2] CAN FD Signal Improvement Capability (SIC) according to CiA 601-4:2019.

[3] RXD is held LOW after wake-up request, enabling wake-up source recognition.

[4] WUP = wake-up pattern according ISO11898-2:2016.

5 Block diagrams







Figure 2. Block diagram: TJA1441D

## 6 Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 4. Pin description

Symbol	Pin	Type <sup>[1]</sup>	Description
TXD	1	I	transmit data input; inputs data (from the CAN controller) to be written to the bus lines
GND <sup>[2]</sup>	2	G	ground
VCC	3	P	5 V supply voltage input
RXD	4	O	receive data output; outputs data read from the bus lines (to the CAN controller).
VIO	5	P	supply voltage input for I/O level adapter in TJA1441A
n.c.		-	not connected in TJA1441B
S_N		I	Silent mode control input in TJA1441D; active-LOW
CANL	6	AIO	LOW-level CAN bus line
CANH	7	AIO	HIGH-level CAN bus line
S	8	I	Silent mode control input in TJA1441A and TJA1441B; active-HIGH
OFF		I	Off mode control input in TJA1441D; active-HIGH

[1] I: digital input; O: digital output; AIO: analog input/output; P: power supply; G: ground.

[2] HVSON package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is also recommended to solder the exposed center pad to board ground.

## 7 Functional description

### 7.1 Operating modes

The TJA1441 supports three operating modes, Normal, Silent and Off. The operating mode is selected via pin S in the TJA1441A/B and via pins S\_N and OFF in the TJA1441D. See [Table 5](#) and [Table 6](#) for a description of the operating modes under normal supply conditions. Mode changes are completed after transition time  $t_{(moch)}$ .

Table 5. Operating modes: TJA1441A/B

Mode	Inputs		Outputs	
	Pin S	Pin TXD	CAN driver	Pin RXD
Normal	LOW	LOW	dominant	LOW
		HIGH	recessive	LOW when bus dominant HIGH when bus recessive
Silent	HIGH	X	biased to $V_{CC}/2$	LOW when bus dominant HIGH when bus recessive
Off <sup>[1]</sup>	X	X	high-ohmic state	high-ohmic state

[1] Off mode is only entered when the voltage on supply pin VCC or VIO (TJA1441A) is below any undervoltage detection threshold (see [Figure 4](#) and [Figure 5](#)).

Table 6. Operating modes: TJA1441D

Mode	Inputs			Outputs	
	Pin S_N	Pin OFF	Pin TXD	CAN driver	Pin RXD
Normal	HIGH	LOW	LOW	dominant	LOW
			HIGH	recessive	LOW when bus dominant HIGH when bus recessive
Silent	LOW	LOW	X	biased to $V_{CC}/2$	LOW when bus dominant HIGH when bus recessive
Off <sup>[1]</sup>	X	HIGH	X	high-ohmic state	high-ohmic state

[1] Off mode is also entered when the voltage on supply pin VCC is below the undervoltage detection threshold (see [Figure 6](#)).






Figure 4. TJA1441A state diagram




Figure 5. TJA1441B state diagram




Figure 6. TJA1441D state diagram

7.1.1 Off mode

The TJA1441 switches to Off mode from any mode when the supply voltage on pin VIO/VCC falls below the switch-off undervoltage detection threshold ( $V_{\text{uvd}(\text{swoff})(V_{IO})}$  in TJA1441A;  $V_{\text{uvd}(\text{swoff})(V_{CC})}$  in TJA1441B/D) or when  $V_{CC}$  drops below  $V_{\text{uvd}(V_{CC})}$ . This is the default mode when the supply is first connected.

The CAN pins and pin RXD are in a high-ohmic state in Off mode.

When the supply voltage rises above the switch-off undervoltage detection threshold, the TJA1441 starts to boot up, triggering an initialization procedure. It switches to the selected mode after  $t_{\text{startup}}$ , provided  $V_{CC} > V_{\text{uvd}(V_{CC})}$ .

7.1.2 Silent mode

A HIGH level on pin S selects Silent mode in the TJA1441A and TJA1441B.

A LOW level on pins S\_N and OFF selects Silent mode in the TJA1441D.

The transmitter is disabled in Silent mode, releasing the bus pins to  $V_{CC}/2$ . All other IC functions, including the receiver, continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN controller disrupting network communications.

7.1.3 Normal mode

A LOW level on pin S selects Normal mode in the TJA1441A and TJA1441B.

A HIGH level on pin S\_N and a LOW level on pin OFF selects Normal mode in the TJA1441D.

In Normal mode, the transceiver can transmit and receive data via bus lines CANH and CANL. Pin TXD must be HIGH at least once in Normal mode before transmission can

begin. The differential receiver converts the analog data on the bus lines into digital data on pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible EME. In recessive state, the output voltage on the bus pins is  $V_{CC}/2$ .

#### 7.1.4 Controlled Off mode (TJA1441D)

A HIGH level on pin OFF selects Off mode. In Off mode the entire transceiver is disabled, allowing the microcontroller to save power when CAN communication is not required. The bus pins are high-ohmic in Off mode, making the transceiver invisible to the rest of the network.

#### 7.1.5 Operating modes and gap-free operation

Gap-free operation guarantees defined behavior at all voltage levels. Supply voltage-to-operating mode mapping is detailed in [Figure 7](#) and in the state diagrams ([Figure 4](#), [Figure 5](#) and [Figure 6](#)).




Figure 7. Supply voltage ranges and gap-free operation

## 7.2 Fail-safe features

### 7.2.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on this pin persists for longer than  $t_{to(dom)TXD}$ , the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD goes HIGH.

### 7.2.2 Internal biasing of TXD and mode input pins

Pins TXD, S, S<sub>N</sub> and OFF have internal pull-ups to V<sub>CC</sub>/V<sub>IO</sub> to ensure a safe, defined state in case one or more of these pins is left open or become floating. Pull-up resistors

are active on these pins in all states; they should be held at the  $V_{CC}/V_{IO}$  level in Silent (or Off in TJA1441D) mode to minimize supply current.

### 7.2.3 Undervoltage detection on pins VCC and VIO

If  $V_{CC}$  or  $V_{IO}$  drops below the undervoltage detection threshold ( $V_{uvd(VCC)}$  or  $V_{uvd(swoff)VCC}$  for  $V_{CC}$ ;  $V_{uvd(swoff)VIO}$  for  $V_{IO}$ ) the transceiver switches to Off mode and disengages from the bus (zero load; bus pins high-ohmic) until the supply voltage has recovered. If Normal mode is selected, the output drivers are enabled once both  $V_{CC}$  and  $V_{IO}$  are again within their operating ranges and TXD has been reset to HIGH.

### 7.2.4 Overtemperature protection

The device is protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature,  $T_{j(sd)}$ , the CAN bus drivers are disabled. When the junction temperature drops below  $T_{j(sd)rel}$ , the CAN bus drivers recover once TXD has been reset to HIGH and Normal mode is selected (waiting for TXD to go HIGH prevents output driver oscillation due to small variations in temperature).

### 7.2.5 I/O levels

Pin VIO of the TJA1441A should be connected to the microcontroller supply voltage (see [Figure 11](#)). This adjusts the signal levels on pins TXD, RXD and S to the I/O levels of the microcontroller, allowing for direct interfacing without additional glue logic.

All I/O levels are related to  $V_{CC}$  in the TJA1441B/D and are, therefore, compatible with 5 V microcontrollers. Spurious signals from the microcontroller on pins S, S\_N and OFF are filtered out with a filter time of  $t_{filtr(I/O)}$ .

## 8 Limiting values

**Table 7. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are referenced to pin GND, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>x</sub>	voltage on pin x <sup>[1]</sup>	on pins VCC, VIO (TJA1441A), TXD, S (TJA1441A/B), OFF (TJA1441D), S_N (TJA1441D)	-0.3	+6	V
			-	+7 <sup>[2]</sup>	
		on pins CANH, CANL	-36	+40	V
		on pins RXD			
		TJA1441A	-0.3	V <sub>IO</sub> +0.3 <sup>[3]</sup>	V
	TJA1441B, TJA1441D	-0.3	V <sub>CC</sub> +0.3 <sup>[3]</sup>	V	
V <sub>(CANH-CANL)</sub>	voltage between pin CANH and pin CANL		-40	+40	V
V <sub>trt</sub>	transient voltage	on pins CANH, CANL <sup>[4]</sup>			
		pulse 1	-100	-	V
		pulse 2a	-	+75	V
		pulse 3a	-150	-	V
		pulse 3b	-	+100	V
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2 (150 pF, 330 Ω discharge circuit) <sup>[5]</sup>			
		on pins CANH, CANL	-8	+8	kV
		Human Body Model (HBM)			
		on any pin <sup>[6]</sup>	-4	+4	kV
		on pins CANH, CANL <sup>[7]</sup>	-8	+8	kV
		Charged Device Model (CDM) <sup>[8]</sup>			
		on corner pins	-750	+750	V
on any other pin	-500	+500	V		
T <sub>vj</sub>	virtual junction temperature	<sup>[9]</sup>	-40	+150	°C
T <sub>stg</sub>	storage temperature	<sup>[10]</sup>	-55	+150	°C

[1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.

[2] The device can withstand voltages between 6 V and 7 V for a total of 20 s over the product lifetime.

[3] Subject to the qualifications detailed in Table notes 1 and 2 above for pins VCC, VIO, TXD, S, OFF, and S\_N.

[4] Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO7637.

[5] Verified by an external test house according to IEC TS 62228, Section 4.3.

[6] According to AEC-Q100-002.

[7] Pins stressed to reference group containing all ground and supply pins, emulating the application circuits (Figure 11, Figure 12 and Figure 13). HBM pulse as specified in AEC-Q100-002 used.

[8] According to AEC-Q100-011.

[9] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is:  $T_{vj} = T_{amb} + P \cdot R_{th(j-a)}$ , where  $R_{th(j-a)}$  is a fixed value used in the calculation of  $T_{vj}$ . The rating for  $T_{vj}$  limits the allowable combinations of power dissipation (P) and ambient temperature ( $T_{amb}$ ).

[10]  $T_{stg}$  in application according to IEC61360-4. For component transport and storage conditions, see instead IEC61760-2.

## 9 Thermal characteristics

**Table 8. Thermal characteristics**

Value determined for free convection conditions on a JEDEC 2S2P board.

Symbol	Parameter	Conditions <sup>[1]</sup>	Typ	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	SO8	96	K/W
		HVSON8	57	K/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case <sup>[2]</sup>	HVSON8	19	K/W
Ψ <sub>j-top</sub>	thermal characterization parameter from junction to top of package	SO8	9	K/W
		HVSON8	9	K/W

[1] According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 μm) and thermal via array under the exposed pad connected to the first inner copper layer (thickness: 70 μm).

[2] Case temperature refers to the center of the heatsink at the bottom of the package.

## 10 Static characteristics

**Table 9. Static characteristics**

T<sub>vj</sub> = -40 °C to +150 °C; V<sub>CC</sub> = 4.5 V to 5.5 V; V<sub>IO</sub> = 2.95 V to 5.5 V (TJA1441A); R<sub>L</sub> = 60 Ω; unless specified otherwise; all voltages are defined with respect to ground; positive currents flow into the IC.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply; pin VCC						
V <sub>CC</sub>	supply voltage		4.5	-	5.5	V
V <sub>uvd</sub>	undervoltage detection voltage		<sup>[2]</sup> 4	-	4.5	V
V <sub>uvhys</sub>	undervoltage hysteresis voltage		50	-	-	mV
V <sub>uvd(swoff)</sub>	switch-off undervoltage detection voltage	TJA1441B/D	<sup>[2]</sup> 2.65	-	2.95	V
I <sub>CC</sub>	supply current	Normal mode				
		dominant; V <sub>TXD</sub> = 0 V; t < t <sub>to(dom)TXD</sub>	-	38	60	mA
		dominant; V <sub>TXD</sub> = 0 V; short circuit on bus lines; -3 V < (V <sub>CANH</sub> = V <sub>CANL</sub> ) < +40 V	-	-	125	mA
		recessive; V <sub>TXD</sub> = V <sub>IO</sub> <sup>[3]</sup>	-	4	7	mA
		Silent mode; V <sub>TXD</sub> = V <sub>IO</sub> <sup>[3]</sup>	-	3	6	mA
	Off mode; (TJA1441D only)	-	90	250	μA	
I/O level adapter supply; pin VIO (TJA1441A)						
V <sub>IO</sub>	supply voltage		2.95	-	5.5	V
V <sub>uvd(swoff)</sub>	switch-off undervoltage detection voltage		2.65	-	2.95	V
I <sub>IO</sub>	supply current	Normal mode; dominant; V <sub>TXD</sub> = 0 V	-	250	760	μA
		Normal mode; recessive; V <sub>TXD</sub> = V <sub>IO</sub>	-	150	460	μA
		Silent mode; V <sub>TXD</sub> = V <sub>IO</sub>	-	70	200	μA

Table 9. Static characteristics...continued

$T_{vj} = -40\text{ }^{\circ}\text{C}$  to  $+150\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 4.5\text{ V}$  to  $5.5\text{ V}$ ;  $V_{IO} = 2.95\text{ V}$  to  $5.5\text{ V}$  (TJA1441A);  $R_L = 60\text{ }\Omega$ ; unless specified otherwise; all voltages are defined with respect to ground; positive currents flow into the IC.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>CAN transmit data input; pin TXD</b>						
$V_{IH}$	HIGH-level input voltage		$0.7V_{IO}$ <sup>[3]</sup>	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	$0.3V_{IO}$ <sup>[3]</sup>	V
$V_{hys(TXD)}$	hysteresis voltage on pin TXD		50	-	-	mV
$R_{pu}$	pull-up resistance		20	-	80	k $\Omega$
$C_i$	input capacitance	<sup>[4]</sup>	-	-	10	pF
<b>CAN receive data output; pin RXD</b>						
$I_{OH}$	HIGH-level output current	$V_{RXD} = V_{IO}$ <sup>[3]</sup> - 0.4 V	-10	-	-1	mA
$I_{OL}$	LOW-level output current	$V_{RXD} = 0.4\text{ V}$	+1	-	+10	mA
<b>Silent control inputs; pins S (TJA1441A/B), S_N (TJA1441D) and OFF (TJA1441D)</b>						
$V_{IH}$	HIGH-level input voltage		$0.7V_{IO}$ <sup>[3]</sup>	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	$0.3V_{IO}$ <sup>[3]</sup>	V
$V_{hys}$	hysteresis voltage		50	-	-	mV
$R_{pu}$	pull-up resistance		20	-	80	k $\Omega$
$C_i$	input capacitance	<sup>[4]</sup>	-	-	10	pF
<b>Bus lines; pins CANH and CANL</b>						
$V_{O(dom)}$	dominant output voltage	$V_{TXD} = 0\text{ V}$ ; $t < t_{to(dom)TXD}$ ; $V_{CC} \geq 4.75\text{ V}$				
		pin CANH; $R_L = 50\text{ }\Omega$ to $65\text{ }\Omega$	2.75	3.5	4.5	V
		pin CANL; $R_L = 50\text{ }\Omega$ to $65\text{ }\Omega$	0.5	1.5	2.25	V
$V_{TXsym}$	transmitter voltage symmetry	$V_{TXsym} = V_{CANH} + V_{CANL}$ ; $C_{SPLIT} = 4.7\text{ nF}$ ; $f_{TXD} = 250\text{ kHz}$ , $1\text{ MHz}$ or $2.5\text{ MHz}$	<sup>[4]</sup> <sup>[5]</sup> 0.9 $V_{CC}$	-	1.1 $V_{CC}$	V
$V_{cm(step)}$	common mode voltage step		<sup>[4]</sup> <sup>[5]</sup> <sup>[6]</sup> -150	-	+150	mV
$V_{cm(p-p)}$	peak-to-peak common mode voltage		<sup>[4]</sup> <sup>[5]</sup> <sup>[6]</sup> -300	-	+300	mV
$V_{O(dif)}$	differential output voltage	dominant; Normal mode; $V_{TXD} = 0\text{ V}$ ; $t < t_{to(dom)TXD}$ ; $V_{CC} \geq 4.75\text{ V}$				
		$R_L = 50\text{ }\Omega$ to $65\text{ }\Omega$	1.5	-	3	V
		$R_L = 45\text{ }\Omega$ to $70\text{ }\Omega$	1.4	-	3.3	V
		$R_L = 2240\text{ }\Omega$	<sup>[4]</sup> 1.5	-	5	V
		recessive; no load				
	Normal or Silent mode; $V_{TXD} = V_{IO}$ <sup>[3]</sup>		-50	-	+50	mV



Table 9. Static characteristics...continued

$T_{vj} = -40\text{ }^{\circ}\text{C}$  to  $+150\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 4.5\text{ V}$  to  $5.5\text{ V}$ ;  $V_{IO} = 2.95\text{ V}$  to  $5.5\text{ V}$  (TJA1441A);  $R_L = 60\text{ }\Omega$ ; unless specified otherwise; all voltages are defined with respect to ground; positive currents flow into the IC.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{O(\text{rec})}$	recessive output voltage	Normal or Silent mode; $V_{TXD} = V_{IO}$ <sup>[3]</sup> ; no load	2	2.5	3	V
$V_{th(\text{RX})\text{dif}}$	differential receiver threshold voltage	Normal or Silent mode; $-12\text{ V} \leq V_{CANH} \leq +12\text{ V}$ ; $-12\text{ V} \leq V_{CANL} \leq +12\text{ V}$	0.5	-	0.9	V
$V_{\text{rec}(\text{RX})}$	receiver recessive voltage	Normal or Silent mode; $-12\text{ V} \leq V_{CANH} \leq +12\text{ V}$ ; $-12\text{ V} \leq V_{CANL} \leq +12\text{ V}$	-4	-	0.5	V
$V_{\text{dom}(\text{RX})}$	receiver dominant voltage	Normal or Silent mode; $-12\text{ V} \leq V_{CANH} \leq +12\text{ V}$ ; $-12\text{ V} \leq V_{CANL} \leq +12\text{ V}$	0.9	-	9	V
$V_{\text{hys}(\text{RX})\text{dif}}$	differential receiver hysteresis voltage	Normal or Silent mode; $-12\text{ V} \leq V_{CANH} \leq +12\text{ V}$ ; $-12\text{ V} \leq V_{CANL} \leq +12\text{ V}$	50	-	-	mV
$I_{O(\text{sc})}$	short-circuit output current	$-15\text{ V} \leq V_{CANH} \leq +40\text{ V}$ ; $-15\text{ V} \leq V_{CANL} \leq +40\text{ V}$	-	-	115	mA
$I_{O(\text{sc})\text{rec}}$	recessive short-circuit output current	Normal mode; $V_{TXD} = V_{IO}$ <sup>[3]</sup> ; $-27\text{ V} \leq V_{CANH} \leq +32\text{ V}$ ; $-27\text{ V} \leq V_{CANL} \leq +32\text{ V}$	-3	-	+3	mA
$I_L$	leakage current	$V_{CC} = V_{IO} = 0\text{ V}$ or pins shorted to GND via $47\text{ k}\Omega$ ; $V_{CANH} = V_{CANL} = 5\text{ V}$ ;	-10	-	+10	$\mu\text{A}$
$R_i$	input resistance	$-2\text{ V} \leq V_{CANL} \leq +7\text{ V}$ ; $-2\text{ V} \leq V_{CANH} \leq +7\text{ V}$	25	40	50	k $\Omega$
$\Delta R_i$	input resistance deviation	$0\text{ V} \leq V_{CANL} \leq +5\text{ V}$ ; $0\text{ V} \leq V_{CANH} \leq +5\text{ V}$	-3	-	+3	%
$R_{i(\text{dif})}$	differential input resistance	$-2\text{ V} \leq V_{CANL} \leq +7\text{ V}$ ; $-2\text{ V} \leq V_{CANH} \leq +7\text{ V}$	50	80	100	k $\Omega$
$C_{i(\text{cm})}$	common-mode input capacitance	[4]	-	-	20	pF
$C_{i(\text{dif})}$	differential input capacitance	[4]	-	-	10	pF
Temperature detection						
$T_{j(\text{sd})}$	shutdown junction temperature		180	-	200	$^{\circ}\text{C}$
$T_{j(\text{sd})\text{rel}}$	release shutdown junction temperature		175	-	195	$^{\circ}\text{C}$

[1] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

[2] Undervoltage is detected between min and max values. Undervoltage is guaranteed to be detected below min value and guaranteed not to be detected above max value.

[3]  $V_{CC}$  in TJA1441B/D

[4] Not tested in production; guaranteed by design.

[5] The test circuit used to measure the bus output voltage symmetry (which includes  $C_{\text{SPLIT}}$ ) is shown in [Figure 15](#)

[6] See [Figure 10](#)



## 11 Dynamic characteristics


**Table 10. Dynamic characteristics**

$T_{vj} = -40\text{ }^{\circ}\text{C}$  to  $+150\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 4.5\text{ V}$  to  $5.5\text{ V}$ ;  $V_{IO} = 2.95\text{ V}$  to  $5.5\text{ V}$  (TJA1441A);  $R_L = 60\text{ }\Omega$ ; unless specified otherwise. All voltages are defined with respect to ground.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CAN timing characteristics; $t_{bit(TXD)} \geq 200\text{ ns}$ ; see <a href="#">Figure 8</a> , <a href="#">Figure 9</a> and <a href="#">Figure 14</a>						
$t_{d(TXD-busdom)}$	delay time from TXD to bus dominant	Normal mode	-	-	102.5	ns
$t_{d(TXD-busrec)}$	delay time from TXD to bus recessive	Normal mode	-	-	102.5	ns
$t_{d(busdom-RXD)}$	delay time from bus dominant to RXD	Normal or Silent mode	-	-	115	ns
$t_{d(busrec-RXD)}$	delay time from bus recessive to RXD	Normal or Silent mode	-	-	115	ns
$t_{d(TXDL-RXDL)}$	delay time from TXD LOW to RXD LOW	Normal mode	-	-	215	ns
$t_{d(TXDH-RXDH)}$	delay time from TXD HIGH to RXD HIGH	Normal mode	-	-	215	ns
CAN FD timing characteristics; see <a href="#">Figure 9</a> and <a href="#">Figure 14</a>						
$t_{bit(bus)}$	transmitted recessive bit width	$t_{bit(TXD)} = 500\text{ ns}$	435	-	530	ns
		$t_{bit(TXD)} = 200\text{ ns}$	155	-	210	ns
$t_{bit(RXD)}$	bit time on pin RXD	$t_{bit(TXD)} = 500\text{ ns}$	400	-	550	ns
		$t_{bit(TXD)} = 200\text{ ns}$	120	-	220	ns
$\Delta t_{rec}$	receiver timing symmetry	$t_{bit(TXD)} = 500\text{ ns}$	-65	-	40	ns
		$t_{bit(TXD)} = 200\text{ ns}$	-45	-	15	ns
Dominant time-out time; pin TXD						
<a href="#">t<sub>to(dom)TXD</sub></a>	TXD dominant time-out time	$V_{TXD} = 0\text{ V}$ ; Normal mode	<sup>[2]</sup> <sup>[3]</sup> 0.8	-	9	ms
Mode transitions						
<a href="#">t<sub>t(moch)</sub></a>	mode change transition time		<sup>[2]</sup> -	-	50	$\mu\text{s}$
<a href="#">t<sub>startup</sub></a>	start-up time		<sup>[2]</sup> -	-	1	ms
I/O filter; pins S (TJA1441A/B), S_N (TJA1441D) and OFF (TJA1441D)						
<a href="#">t<sub>filtr(IO)</sub></a>	I/O filter time		<sup>[4]</sup> 1	-	5	$\mu\text{s}$
Undervoltage detection; see <a href="#">Figure 4</a> , <a href="#">Figure 5</a> and <a href="#">Figure 6</a>						
$t_{det(uv)}$	undervoltage detection time	on pin VCC	<sup>[2]</sup> -	-	30	$\mu\text{s}$
$t_{uvd(swoff)}$	switch-off undervoltage detection time	on pin VCC; TJA1441B/D	<sup>[2]</sup> -	-	30	$\mu\text{s}$
		on pin VIO; TJA1441A	<sup>[2]</sup> -	-	30	$\mu\text{s}$
$t_{rec(uv)}$	undervoltage recovery time	on pin VCC	<sup>[2]</sup> -	-	50	$\mu\text{s}$


- [1] All parameters are guaranteed over the junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage ranges.
- [2] Not tested in production; guaranteed by design.
- [3] Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur above the max value.
- [4] Pulses shorter than the min value are guaranteed to be filtered out; pulses longer than the max value are guaranteed to be processed.







## 12 Application information

### 12.1 Application diagrams





## 12.2 Application hints

Further information on the application of the TJA1441 can be found in NXP application hints AH2002 '*TJx144x/TJx146x Application Hints*', available on request from NXP Semiconductors.

### 13 Test information




Figure 14. CAN transceiver timing test circuit




Figure 15. Test circuit for measuring transceiver driver symmetry


#### 13.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q100 Rev-H - *Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

14 Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT96-1	076E03	MS-012			99-12-27 03-02-18

Figure 16. Package outline SOT96-1 (SO8)

HVSON8: plastic thermal enhanced very thin small outline package; no leads;  
8 terminals; body 3 x 3 x 0.85 mm

SOT782-1



Dimensions

Unit <sup>(1)</sup>	A	A <sub>1</sub>	b	c	D	D <sub>h</sub>	E	E <sub>h</sub>	e	e <sub>1</sub>	K	L	v	w	y	y <sub>1</sub>
max	1.00	0.05	0.35		3.10	2.45	3.10	1.65			0.35	0.45				
mm nom	0.85	0.03	0.30	0.2	3.00	2.40	3.00	1.60	0.65	1.95	0.30	0.40	0.1	0.05	0.05	0.1
min	0.80	0.00	0.25		2.90	2.35	2.90	1.55			0.25	0.35				

Note

1. Plastic or metal protrusions of 0.075 maximum per side are not included.

sot782-1\_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT782-1	---	MO-229	---			09-08-25- 09-08-28

Figure 17. Package outline SOT782-1 (HVSON8)



## 15 Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

## 16 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 18](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 11](#) and [Table 12](#)

Table 11. SnPb eutectic process (from J-STD-020D)


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

Table 12. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 18](#).



For further information on temperature profiles, refer to Application Note *AN10365* “Surface mount reflow soldering description”.

## 17 Soldering of HVSON packages

[Section 16](#) contains a brief introduction to the techniques most commonly used to solder Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON leadless package ICs can be found in the following application note:

- AN10365 “Surface mount reflow soldering description”

## 18 Appendix: ISO 11898-2:2016 parameter cross-reference list

Table 13. ISO 11898-2:2016 to NXP data sheet parameter conversion

ISO 11898-2:2016		NXP data sheet	
Parameter	Notation	Symbol	Parameter
<b>HS-PMA dominant output characteristics</b>			
Single ended voltage on CAN_H	$V_{CAN\_H}$	$V_{O(dom)}$	dominant output voltage
Single ended voltage on CAN_L	$V_{CAN\_L}$		
Differential voltage on normal bus load	$V_{Diff}$	$V_{O(dif)}$	differential output voltage
Differential voltage on effective resistance during arbitration			
Optional: Differential voltage on extended bus load range			
<b>HS-PMA driver symmetry</b>			
Driver symmetry	$V_{SYM}$	$V_{TXsym}$	transmitter voltage symmetry
<b>Maximum HS-PMA driver output current</b>			
Absolute current on CAN_H	$I_{CAN\_H}$	$I_{O(sc)dom}$	dominant short-circuit output current
Absolute current on CAN_L	$I_{CAN\_L}$		
<b>HS-PMA recessive output characteristics, bus biasing active/inactive</b>			
Single ended output voltage on CAN_H	$V_{CAN\_H}$	$V_{O(rec)}$	recessive output voltage
Single ended output voltage on CAN_L	$V_{CAN\_L}$		
Differential output voltage	$V_{Diff}$	$V_{O(dif)}$	differential output voltage
<b>Optional HS-PMA transmit dominant time-out</b>			
Transmit dominant time-out, long	$t_{dom}$	$t_{to(dom)TXD}$	TXD dominant time-out time
Transmit dominant time-out, short			
<b>HS-PMA static receiver input characteristics, bus biasing active/inactive</b>			
Recessive state differential input voltage range	$V_{Diff}$	$V_{th(RX)dif}$	differential receiver threshold voltage
Dominant state differential input voltage range		$V_{rec(RX)}$	receiver recessive voltage
		$V_{dom(RX)}$	receiver dominant voltage
<b>HS-PMA receiver input resistance (matching)</b>			
Differential internal resistance	$R_{Diff}$	$R_{i(dif)}$	differential input resistance
Single ended internal resistance	$R_{CAN\_H}$ $R_{CAN\_L}$	$R_i$	input resistance
Matching of internal resistance	MR	$\Delta R_i$	input resistance deviation
<b>HS-PMA implementation loop delay requirement</b>			
Loop delay	$t_{Loop}$	$t_{d(TXDH-RXDH)}$	delay time from TXD HIGH to RXD HIGH
		$t_{d(TXDL-RXDL)}$	delay time from TXD LOW to RXD LOW

Table 13. ISO 11898-2:2016 to NXP data sheet parameter conversion...continued

ISO 11898-2:2016		NXP data sheet	
Parameter	Notation	Symbol	Parameter
<b>Optional HS-PMA implementation data signal timing requirements for use with bit rates above 1 Mbit/s up to 2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s</b>			
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	$t_{\text{Bit(Bus)}}$	$t_{\text{bit(bus)}}$	transmitted recessive bit width
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	$t_{\text{Bit(RXD)}}$	$t_{\text{bit(RXD)}}$	bit time on pin RXD
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	$\Delta t_{\text{Rec}}$	$\Delta t_{\text{rec}}$	receiver timing symmetry
<b>HS-PMA maximum ratings of <math>V_{\text{CAN\_H}}</math>, <math>V_{\text{CAN\_L}}</math> and <math>V_{\text{Diff}}</math></b>			
Maximum rating $V_{\text{Diff}}$	$V_{\text{Diff}}$	$V_{(\text{CANH-CANL})}$	voltage between pin CANH and pin CANL
General maximum rating $V_{\text{CAN\_H}}$ and $V_{\text{CAN\_L}}$	$V_{\text{CAN\_H}}$	$V_x$	voltage on pin x
Optional: Extended maximum rating $V_{\text{CAN\_H}}$ and $V_{\text{CAN\_L}}$	$V_{\text{CAN\_L}}$		
<b>HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered</b>			
Leakage current on CAN_H, CAN_L	$I_{\text{CAN\_H}}$ $I_{\text{CAN\_L}}$	$I_L$	leakage current

## 19 Appendix: TJx144x/TJx146x/TJF1441 family overview

Table 14. Feature overview of the complete TJx144x/TJx146x/TJF1441 family

Device <sup>[1]</sup>	Modes					Supplies			Data rate		Additional features					
	Normal	Standby	Sleep	Silent/Listen-only	Selectable Off	VCC pin	VIO pin	VBAT pin	Up to 5 Mbit/s CAN FD	Up to 8 Mbit/s CAN FD <sup>[2]</sup>	Signal improvement <sup>[3]</sup>	Wake-up source recognition <sup>[4]</sup>	Short WUP support [0.5 - 1.8 μs] <sup>[5]</sup>	Single supply pin wake-up <sup>[6]</sup>	TXD dominant timeout	Local diagnostics via ERR_N pin
TJx1441A	•			•		•	•		•						•	
TJx1441B	•			•		•			•						•	
TJx1441D	•			•	•	•			•						•	
TJF1441A	•			•		•	•		•							[7]
TJx1442A	•	•				•	•		•				•	•	•	
TJx1442B	•	•				•			•				•		•	
TJx1443A	•	•	•	•		•	•	•	•			•	•	•	•	•
TJx1448A	•	•				•	•		•				•	•	•	
TJx1448B	•	•				•			•				•		•	
TJx1448C	•	•				•	•		•		•		•	•	•	
TJx1462A	•	•				•	•		•	•	•		•	•	•	
TJx1462B	•	•				•			•	•	•		•		•	
TJx1463A	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•

[1] TJx: TJA14xxx is AEC-Q100 Grade 1; TJR14xxx is AEC-Q100 Grade 0; TJF1441A is non-automotive grade.

[2] Only guaranteed for TJA146x, AEC-Q100 Grade 1.

[3] CAN FD Signal Improvement Capability (SIC) according to CiA 601-4:2019.

[4] RXD is held LOW after wake-up request, enabling wake-up source recognition.

[5] WUP = wake-up pattern according ISO11898-2:2016.

[6] Only VIO supply needed for wake-up in TJA1442A, TJA1448A, TJA1448C, TJA1462A; only VBAT supply needed for wake-up in TJA1443A, TJA1463A.

[7] Not having TXD dominant timeout allows for very low data rates in non-automotive grade applications.

## 20 Revision history

Table 15. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TJA1441 v.2	20211015	Product data sheet	-	TJA1441 v.1
Modifications	<ul style="list-style-type: none"> <li>Added device (Table 3) and family (Section 19) feature overviews</li> <li>Table 7: table note 10 added</li> <li>Table 10: CAN delay timing characteristics revised</li> <li>Section 21: Suitability for use in Automotive applications and Security disclaimers revised</li> </ul>			
TJA1441 v.1	20200812	Product data sheet	-	-

## 21 Legal information

### 21.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 21.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 21.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Suitability for use in automotive applications** — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"),

then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible

for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

## 21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.