

650V SuperGaN® GaN FET in PQFN (source tab)

Description

The TP65H070G4PS 650V, $70m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge

Related Literature


- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing
- ANOO10: Paralleling GaN FETs
- ANOO14: Low cost driver solution


Ordering Information

Part Number	Package	Package Configuration
TP65H070G4PS	3 lead T0-220	Source

TP65H070G4PS TO-220 (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- · Achieves increased efficiency in both hard- and softswitched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- · Servo motor
- Computing
- Consumer







Key Specifications			
V _{DSS} (V)	650		
V _{DSS(TR)} (V)	800		
$R_{DS(on)eff}(m\Omega)\;max^*$	85		
Q _{oss} (nC) typ	78		
Q _G (nC) typ	9		

^{*} Dynamic on-resistance; see Figures 18 and 19

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V _{DSS}	Drain to source voltage (T _J = -	55°C to 150°C)	650	
V _{DSS(TR)}	Transient drain to source volta	age (a)	800	V
V _{GSS}	Gate to source voltage		±20	
P _D	Maximum power dissipation @	©Tc=25°C	96	W
	Continuous drain current @T _C =25°C (b)		29	A
l _D	Continuous drain current @T _C =100°C (b)		18.4	A
I _{DM}	Pulsed drain current (pulse width: 10µs)		120	A
T _C	Operating temperature	Case	-55 to +150	°C
Tı	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
T _{SOLD}	Soldering peak temperature (c)		260	°C


Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration <30µs,
 b. For increased stability at high current operation, see Circuit Implementation on page 3
- For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Maximum	Unit
R _{ØJC}	Junction-to-case	1	°C/W
R _{OJA}	Junction-to-ambient	62	°C/W

Circuit Implementation



Simplified Half-bridge Schematic (See also on Figure 13)

For additional gate driver options/configurations, please see Application Note $\underline{\text{ANO009}}$

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (0V, 12V) with R_G= 50Ω

Gate F	errite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) (d)	Recommended Switching Node RC Snubber (RC _{SN}) (e)
200 —	300Ω at $100 ext{MHz}$	10nF + 5 Ω	Not necessary (e)

Notes:

- d. RC_{DCL} should be placed as close as possible to the drain pin
- e. RC_{SN} (68pF + 15 Ω) is needed only if R_G is smaller than recommendations

Electrical Parameter (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V _{GS} =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	3.2	3.9	4.7	V	V _{DS} =V _{GS} , I _D =0.7mA	
D	Drain-source on-resistance (f)	_	72	85	m.O.	V _{GS} =10V, I _D =18A,T _J =25°C	
R _{DS(on)eff}	Drain-Source off-resistance (7)	_	148	_	mΩ	V _{GS} =10V, I _D =18A, T _J =150°C	
1	Drain to course leakage current	_	1.2	12		V _{DS} =650V, V _{GS} =0V, T _J =25°C	
I _{DSS}	Drain-to-source leakage current	_	8	_	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
	Gate-to-source forward leakage current	_	_	100	1	V _{GS} =20V	
I_{GSS}	Gate-to-source reverse leakage current	_	_	-100	· nA	V _{GS} =-20V	
C _{ISS}	Input capacitance	_	638	_			
Coss	Output capacitance	_	72	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
C_{RSS}	Reverse transfer capacitance	_	2	_			
$C_{\text{O(er)}}$	Output capacitance, energy related (g)	_	105	_	pF	V _{GS} =0V, V _{DS} =0V to 400V	
$C_{O(tr)}$	Output capacitance, time related (h)	_	194	_	μι		
Q _G	Total gate charge	_	9	_		V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =18A	
Q _{GS}	Gate-source charge	_	3.7	_	nC		
Q_{GD}	Gate-drain charge	_	2.4	_			
Qoss	Output charge	_	80	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	43.4	_			
t_R	Rise time	_	6.2	_	ns	$V_{DS}{=}400V,V_{GS}{=}0V$ to 12V, $I_{D}{=}18A,R_{G}{=}50\Omega$	
$t_{\text{D(off)}}$	Turn-off delay	_	56	_			
t _F	Fall time	_	7.2	_			

Notes:

f. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

Equivalent capacitance to give same stored energy as V_{DS} rises from OV to 400V

Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
Is	Reverse current	_	_	18	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle	
V_{SD}	Reverse voltage (i)	_	2.4	_	V	V _{GS} =0V, I _S =18A	
VSD	Neverse voltage W	_	1.7	_		V _{GS} =0V, I _S =9A	
t _{RR}	Reverse recovery time	_	80	_		I _S =18A, V _{DD} =400V,	
Q_{RR}	Reverse recovery charge ^(j)	_	0	_	nC	di/dt=1000A/ms	

Notes:

5

Includes dynamic R_{DS(on)} effect Excludes Qoss

Typical Characteristics (T_C=25 °C unless otherwise stated)






Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J =150 ° C

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics V_{DS} =10V, parameter: T_J





Figure 4. Normalized On-resistance $I_D=16A,\ V_{GS}=10V$

Typical Characteristics (T_C=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Typical Gate Charge IDS=18A, VDS=400V

Typical Characteristics (T_C=25 °C unless otherwise stated)






Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width $\leq 10\mu s$, $V_{GS} \geq 10V$




Figure 11. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter; \ T_J$





Figure 12. Transient Thermal Resistance

Typical Characteristics (T_C=25 °C unless otherwise stated)






Figure 13. Safe Operating Area T_C=25 °C

Figure 14. Inductive Switching Loss Tc=25°C Rg= 50Ω , $V_{DS}=400V$

9

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic RDS(on)eff Test Circuit




Figure 20. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- · Design guides
- Simulation models
- Technical papers and presentations