

Wide Input High Efficiency Charger for Li-Ion Batteries

POWER MANAGEMENT

Brief Description

The TS55101 is a DC/DC synchronous switching lithium-ion (Li-lon) battery charger with fully integrated power switches, internal compensation, and extensive fault protection.

Its switching frequency of 1MHz enables the use of small filter components, resulting in smaller board space and reduced BOM costs.

The TS55101 utilizes constant current trickle charge in Pre-Charge mode. In Full-Charge Constant-Current Mode, the regulation is for constant current (CC). Once termination voltage is reached, the regulator operates in voltage mode. When the regulator is disabled (the EN pin is low), the device draws 10μ A (typical) quiescent current. The Leakage current from the battery is below 1μ A.

The TS55101 includes supervisory reporting through the NFLT (inverted fault) open-drain output to interface other components in the system. Device programming is achieved by an I^2C^{TM} interface through the SCL and SDA pins.

Benefits

- Up to 2.0A of continuous output current in Constant-Current (CC) Mode
- High efficiency up to 92% with typical loads
- High programmability for custom charge parameters

Available Support

- Evaluation Kit
- Application Notes

Features

- Internal charge current sensing
- VBAT reverse-current blocking
- Programmable temperature-compensated termination voltage: 3.9V to 4.5V ± 0.6%
- User programmable maximum charge current: 200mA to 2000mA
- Current mode PWM control in constant voltage
- Supervisor for VBAT reported at the nFLT pin
- Input supply under-voltage lockout
- Extensive protection for over-current, overtemperature, VBAT over-voltage, charging and precharging timeout
- Charge status indication
- I²C[™] program interface with EEPROM registers
- Integrated 50mA LDO output

Physical Characteristics

- Wide input voltage range: V_{BAT} + 0.3V (4.4V min.) to 16.5V
- Junction operating temperature: -40°C to 125°C
- Package: 16-pin PQFN (3mm x 3mm), Lead-free, fully WEEE and RoHS compliant

TS55101 Application Circuit



TS55101 Block Diagram



1 TS55101 Characteristics

Important: Stresses beyond those listed under "Absolute Maximum Ratings" (section 1.1) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

1.1. Absolute Maximum Ratings

Over operating ambient temperature range unless otherwise noted.

Parameter	Value ¹⁾	Unit
VDD, EN, NFLT, SCL, SDA, VTHERM, VBAT	-0.3 to 5.5	V
VIN	-0.3 to 20	V
BOOT	-0.3 to 25	V
SW	-1 to 20	V
Maximum Junction Temperature, T _{JMAX}	150	°C
Storage Temperature Range, T _{STOR}	-65 to 150	°C
Electrostatic Discharge – Human Body Model ²⁾ – NFLT pin	±1.9k	V
Electrostatic Discharge – Human Body Model ²⁾ – all other pins	±2.0k	V
Electrostatic Discharge – Machine Model ²⁾	+/-200	V
Peak IR Reflow Temperature (10s to 30s))	260	°C
 All voltage values are with respect to network ground terminal. ESD testing is performed according to the respective JESD22 JEDEC standard. 		

Table 1.1Absolute Maximum Ratings

1.2. Thermal Characteristics

Table 1.2 Thermal Characteristics

Parameter	Symbol	Value ¹⁾	Unit
Thermal Resistance Junction to Ambient ¹⁾	θ_{JA}	33-36	°C/W
Thermal Resistance Junction to Case	θ _{JC}	1.2-3.9	°C/W
1) Assumes a 3x3mm QFN-16 in 1 in ² area of 2 oz. copper and 25 ^o	°C ambient temperati	ire with 4 thermal vias beneath pa	ad

1.3. Recommended Operating Conditions

Table 1.3 Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Input Operating Voltage at VIN Pin	V _{IN}	4.6	12	16.5	V
Thermal Reference Resistor	R _{REF}		10		kΩ
Output Filter Inductor Typical Value 1)	Lout		4.7		μH
Output Filter Capacitor Typical Value ²⁾	Соит		4.7		μF
Output Filter Capacitor ESR	C _{OUT-ESR}			100	mΩ
Input Supply Bypass Capacitor Value 3)	C _{IN}		10		μF
VDD Supply Bypass Capacitor Value ²⁾	C _{VDD}		2.2	10	μF
Bootstrap Capacitor	C _{BOOT}		22		nF
Operating Ambient Temperature	T _A	-40		85	°C
Operating Junction Temperature	TJ	-40		125	°C

1) For best performance, use an inductor with a saturation current rating higher than the maximum V_{BAT} load requirement plus the inductor current ripple.

2) For best performance, use a low ESR ceramic capacitor.

3) For best performance, use a low ESR ceramic capacitor. If C_{IN} is not a low ESR ceramic capacitor, add a 0.1µF ceramic capacitor in parallel to C_{IN} . Input supply cap has to be chosen to limit voltage ripple to <10% of VIN.

1.4. Electrical Characteristics

Electrical characteristics $T_J = -40^{\circ}$ C to 125°C, VIN = 12V, (unless otherwise noted)

Table 1.4Electrical Characteristics

Parameter	Symbol	Condition	Condition Min				
VIN Supply Voltage		-					
Voltage Input	V _{IN}	Ensure that Vin > VBAT + 0.3V	4.6	12	16.5	V	
Quiescent Current Normal Mode	I _{CC-NORM}	I_{LOAD} = 0A, no switching EN ≥ 2.2V (HIGH)		3		mA	
Quiescent Current Disabled Mode	I _{CCDISABLE}	EN = 0V		10	50	μA	
VBAT Leakage				1			
		EN = 0V, V _{VBAT} = 4.1V, V _{IN =} 12V Tj=25C		1			
	IBAT-LEAK	EN = 0V, V _{VBAT} = 4.1V T _J = -40°C to 125°C			5	μΑ	
VIN Under-Voltage Lockout							
Input Supply Under-Voltage Threshold	$V_{\text{IN-UV}}$	$V_{\ensuremath{\text{IN}}}$ increasing, minimum value to guarantee startup in all conditions	4.07	4.4	4.6	V	
Input Supply Under-Voltage Threshold Hysteresis	V _{IN-UV_HYST}			165		mV	
OSC							
Oscillator Frequency	f _{osc}		0.9	1	1.1	MHz	
NFLT Open Drain Output							
High-Level Output Leakage	I _{OH-NFLT}	V _{NFLT} = VDD		0.1		μA	
Low-Level Output Voltage	V _{OL-NFLT}	I _{NFLT} = -1mA			0.4	V	
EN/SCL/SDA Input Voltage The	resholds		1				
High Level Input Voltage	V _{IH}	Internal Pull-up resistance EN pin only: (125k Ω 195k Ω) to 4.2V internal supply rail.	2.2			V	
Low Level Input Voltage	VIL				0.6	V	
Input Hysteresis – EN, SCL, SDA Pins	V _{HYST}			200		mV	
Input Lookago EN Din		V _{EN} =VDD		2		μA	
	IN-EN	V _{EN} =0V		-2.0		μA	
Innut Leakage – SCL Pin	lui ooi	V _{SCL} =VDD		90		μA	
	UN-SCL	V _{SCL} =0V		-0.1		μA	
Innut Leakage – SDA Pin		V _{SDA} =VDD		0.1		μA	
	UIN-SDA	V _{SDA} =0V		-0.1		μA	
Low-Level Output Voltage	V _{OL-SDA}	I _{SDA} = -1mA		0.4	V		
Thermal Shutdown							

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Thermal Shutdown Junction Temperature	T _{SD}		130	150		°C
TSD Hysteresis	T _{SD-HYST}			10		°C
Pre-Charge End						
Pre-charge Voltage Threshold	V _{PRECHG}		2.9	3.0	3.1	V
Pre-charge Voltage Hysteresis	V _{PC-HYST}			130		mV
Charge Restart						
Voltage Below Termination for Charging Restart	V _{RESTART}			60		mV+
VDD LDO Output						
LDO Output Voltage	V _{LDO}	At VIN > 5.5V	4.75	5.0	5.25	V
LDO Output Current	I _{LDO}				50	mA
LDO Drop Out	LDO _{DO}	VIN=5V, lout=50mA			400	mV
Charging Regulator with LOUT =	-4.7μH and (С _{оит} =4.7µF				
Output Current Limit Tolerance in Full-Charge Mode ¹	I _{BAT-FC1}	1500mA Setting	1400	1500	1600	mA
Output Current Limit Tolerance in Full-Charge Mode ¹	I _{BAT-FC2}	800mA Setting	720	800	880	mA
Termination Voltage Tolerance in Top-Off Mode	V _{BAT-TO}	$0^{\circ}C < T_{J} < 60^{\circ}C$ VTERM = 4.20V V _{BAT} is user programmable; see section 2.7.	4.175 -0.6%	4.20	4.225 0.6%	V
Top-Off Mode Time Out	t _{то}		0		120	Minutes
Full-Charge Timer	t _{FC}		60		600	Minutes
Pre-Charge Timer	t _{PC}		60		240	Minutes
Timer Accuracy	t _{ACC}		-10%		+10%	
High Side Switch On Resistance	5	I _{SW} = -1A, T _J =25°C		105	125	mΩ
Low Side Switch On Resistance	KDSON	I_{SW} = 1A, T_J =25°C		80		mΩ
Battery FET Switch On Resistance	R _{DSON}	I _{charge} =1A, T _j =25C		50		mΩ
Maximum Output Current	I _{BAT}			1.5	2	Α
Over-Current Detect	I _{OCD}	HS switch current	2.5			Α
V _{BAT} Over-Voltage Threshold	V _{BAT-OV}	V _{BAT} = 3.9V	100.5	102.5	104.5	%
Maximum Duty Cycle	DUTY _{MAX}			98		%
1) The 200mA and 300mA set	tings will typ	ically be around 15% higher than show	vn in table.	-	•	-

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Thermistor (V _{TH_REF} = 5V)						
Thermistor: 10KΩ Temperature	Fhresholds –	- β=3434K				
0°C VTHERM Threshold	10°C	Increasing Temp.	63.8	64.8	65.8	%VTH_REF
10°C VTHERM Threshold	11°C	Increasing Temp.	62.8	63.8	64.8	%VTH_REF
45°C VTHERM Threshold	45°C	Increasing Temp.	31.6	32.6	33.6	%VTH_REF
50°C VTHERM Threshold	50°C	Increasing Temp.	28.1	29.1	30.1	%VTH_REF
60°C VTHERM Threshold	60°C	Increasing Temp.	21.9	22.9	23.9	%VTH_REF
50°C VTHERM Threshold	50°C	Decreasing Temp.	28.1	29.1	30.1	%VTH_REF
50°C VTHERM Threshold	49°C	Decreasing Temp.	28.8	29.8	30.8	%VTH_REF
45°C VTHERM Threshold	44°C	Decreasing Temp.	32.4	33.4	34.4	%VTH_REF
10°C VTHERM Threshold	10°C	Decreasing Temp.	63.8	64.8	65.8	%VTH_REF
0°C VTHERM Threshold	0°C	Decreasing Temp.	73.2	74.2	75.2	%VTH_REF
Thermistor: 100KΩ Temperature Th	resholds – β=	4311K				
0°C VTHERM Threshold	10°C	Increasing Temp.	67.3	68.3	69.3	%VTH_REF
10°C VTHERM Threshold	11°C	Increasing Temp.	66.1	67.1	68.1	%VTH_REF
45°C VTHERM Threshold	45°C	Increasing Temp.	27.7	28.7	29.7	%VTH_REF
50°C VTHERM Threshold	50°C	Increasing Temp.	23.6	24.6	25.6	%VTH_REF
60°C VTHERM Threshold	60°C	Increasing Temp.	16.9	17.9	18.9	%VTH_REF
50°C VTHERM Threshold	50°C	Decreasing Temp.	23.6	24.6	25.6	%VTH_REF
50°C VTHERM Threshold	49°C	Decreasing Temp.	24.4	25.4	26.4	%VTH_REF
45°C VTHERM Threshold	44°C	Decreasing Temp.	28.5	29.5	30.5	%VTH_REF
10°C VTHERM Threshold	10°C	Decreasing Temp.	67.3	68.3	69.3	%VTH_REF
0°C VTHERM Threshold	0°C	Decreasing Temp.	78.0	79.0	80.0	%VTH_REF

1.5. I²C[™] Interface Timing Requirements

Electrical characteristics $T_J = -40^{\circ}C$ to $125^{\circ}C$, VIN = 12V. See Figure 2.6 for an illustration of the timing specifications given in Table 1.5.

Table 1.5	I ² C™ Interface	Timing Chara	acteristics
-----------	-----------------------------	--------------	-------------

Devenuetor	Symbol	Standa	rd Mode	Fast I	l lmit	
Farameter	Symbol	Min	Max	Min	Max	
I ² C™ Clock Frequency	f _{scl}	0	100	0	400	kHz
I ² C™ Clock High Time	t _{sch}	4		0.6		μs
I ² C™ Clock Low Time	t _{scl}	4.7		1.3		μs
I ² C [™] Tolerable Spike Time ²⁾	t _{sp}	0	50	0	50	ns
I ² C™ Serial Data Setup Time	t _{sds}	250		250		ns
I ² C™ Serial Data Hold Time	t _{sdh}	0		0		μs
I ² C [™] Input Rise Time ²⁾	t _{icr}		1000		300	ns
I ² C™ Input Fall Time ²⁾	t _{icf}		300		300	ns
I ² C [™] Output Fall Time; 10pF to 400pF Bus ²⁾	t _{ocf}		300		300	ns
I ² C [™] Bus Free Time Between Stop and Start	t _{buf}	4.7		1.3		μs
I ² C [™] Start or Repeated Start Condition Setup Time	t _{sts}	4.7		0.6		μs
I ² C™ Start or Repeated Start Condition Hold Time	t _{sth}	4		0.6		μs
I ² C [™] Stop Condition Setup Time ²⁾	t _{sps}	4		0.6		μs
 The I²C[™] interface will operate in either standard Parameter not tested in production. 	andard or fast m	ode.		•		

2 Functional Description

The TS55101 is a fully-integrated Li-lon battery charger IC based on a highly-efficient switching topology. It is configurable for termination voltage, charge current, and additional variables to allow optimum charging conditions for a wide range of Li-lon batteries. The 1MHz internal switching frequency facilitates low-cost LC filter combinations. Figure 2.1 provides a block diagram for the TS55101.





When the battery voltage is below 3.0 volts, the TS55101 enters a pre-charge state and applies a small charge current to safely charge the battery to a level for which full-charge current can be applied. This pre-charge phase is limited by a customer programmable pre-charge timer and current. Once the Full-Charge Mode has been initiated, the regulation will be for constant current (CC). When the battery voltage has increased enough to go into maintenance mode, the PWM control loop will force a constant voltage across the battery. Once in constant voltage mode, current is monitored to determine when the battery is fully charged. See Figure 2.3 for a diagram of the charging states.

This regulation voltage, as well as the 1C charging current, can be set to change based on the battery temperature. There are four temperature ranges for which the regulation voltage can be set independently: 0°C to 10°C, 10°C to 45°C, 45°C to 50°C, and 50°C to 60°C. The TS55101 will stop charging if the temperature passes the descending temperature threshold at 0°C or the ascending threshold at 60°C. These thresholds have 10 degrees of hysteresis. The intermediate points have 1 degree of hysteresis.

The device also incorporates a top off charge mode. The top off charge maximizes the usable battery capacity but increases the total charging time. If the top off timer is set to 0 the charging is terminated at the end-of-charge current level or after the 1C timer elapsed. If the timer is disabled the charging is terminated at the top-off-end current level or if the 1C timer elapsed. Setting a specific time in this register will cause the device to continue charging for this period after the EOC current was reached.

2.1. Pin-Out Assignments

Figure 2.2 TS55101 Pin Assignments



2.2. Pin Description

Table 2.1Pin Description

Pin #	Name	Function	Description
1	nFLT	Inverted Fault	Open-drain output.
2	EN	Enable Input	When EN is high (> 2.2V), the device is enabled. Ground the pin to disable the device. Includes internal pull-up.
3	SDA	Data Input/Output	I2C data open-drain output
4	SCL	Clock Input	I2C clock input.
5	VTHERM	Battery Temperature Sensor	Node for the thermistor which is located in close proximity to the battery.
6	VDD	5.0V Supply Output	Connected to 100nF capacitor to GND
7	GND	Ground	Primary ground for the majority of the device except the low-side power FET.

Pin #	Name	Function	Description
8	VBAT	Battery Input	Regulator Feedback Input
9	VOUT	System Output Voltage	Positive input for the charge current loop. Connected to 100nF capacitor to GND
10	BOOT	Bootstrap Pin	Connected through 22nF capacitor to SW pin
11	SW	Switching Voltage Node	Connected to 4.7uH (typical) inductor
12	SW	Switching Voltage Node	Connected to 4.7uH (typical) inductor
13	PGND	Power Ground	GND supply for internal low-side FET/integrated diode
14	PGND	Power Ground	GND supply for internal low-side FET/integrated diode
15	VIN	Input Voltage	Power Supply Input voltage
16	VIN	Input Voltage	Power Supply Input voltage
17	GND	Thermal Pad	Tie thermal pad to GND

2.3. Internal Protection

2.3.1. VIN Under-Voltage Lockout (STATUS1, D1)

The device is held in the off state until the EN pin voltage is HIGH (\geq 2.2V) and VIN rises above 4.4V. There is a 200mV (typ) hysteresis on this input, which requires the input to fall below 4.2V (typ) before the device will disable.

2.3.2. Internal Current Limit

The current through the inductor L_{OUT} is sensed on a cycle-by-cycle basis and if the current limit (I_{OCD} ; see section 1.4) is reached, the TS55101 will abbreviate the cycle. The current limit is always active when the regulator is enabled.

2.3.3. Thermal Shutdown (STATUS1, D3)

If the junction temperature of the TS55101 exceeds 150°C (typical), the SW output will tri-state to protect the device from damage. The NFLT and all other protection circuitry will stay active to inform the system of the failure mode. Once the device cools to 140°C (typical), the device will attempt to start up again. If the device reaches 150°C, the shutdown/restart sequence will repeat.

2.3.4. VBAT Over-Voltage Protection (STATUS1, D7)

The TS55101 has a battery protection circuit designed to shut down the charging profile if the battery voltage is greater than the termination voltage. The termination voltage can change based on user programming, so the protection threshold is set to 2% above the termination voltage. Shutting down the charging profile puts the TS55101 in a fault condition.

2.3.5. Pre-charge protection Timer (STATUS2, D5)

At the start of the pre charge action the pre charge timer is initialized. If the device is not able to charge the battery up to 3V in the user programmable limited time (<u>CONFIG4, D4/D5</u>), the charging is terminated and the fault is indicated in the corresponding status bit.

2.3.6. **1C protection Timer (STATUS1, D6)**

Once the charger enters the CC charge the customer programmable 1C timer (CONFIG4, D6/D7) in initialized. This 1C timer will terminate the charge after it expires. If the cell Voltage is below the programmed termination Voltage minus the Hysteresis a fault is indicated and the charging is blocked. If the Voltage is above that threshold only the dedicated status bit is set, the charging will restart again once the battery voltage passes the threshold.

2.4. Fault Handling

2.4.1. NFLT Pin Functionality and Fault handling

In the event of a battery over-voltage, this will be registered as a fault condition. When 1C timer expires, if VBAT > $V_{RESTART}$ threshold voltage, it is regarded as a warning; if VBAT < $V_{RESTART}$ threshold voltage, it will be registered as a fault. Both TEMP 0C and TEMP 60C are registered as faults; i.e., battery temperature below 0C or above 60C. The Pre-charge timer is also registered as a fault.

Upon detecting a fault, charging stops and the NFLT pin is pulled low. When the fault condition is no longer present, the device will enter the INITIALIZE state (see Figure 2.3). This state is held and the NFLT pin will remain low until the corresponding STATUS1 or 2 register (00_{HEX} or 01_{HEX}) is read (see Table 2.3 and Table 2.4). When the corresponding STATUS1 or 2 register is read, the NFLT pin will go high and charging will restart until a new fault is detected.

For the event of an EEPROM parity error, NFLT will be pulled low and will remain low even if the STATUS2 register is read by the user.

2.4.2. Other warnings

When an open thermistor, thermal shut down, VIN under-voltage, or top-off time-out are detected, charging immediately stops and the corresponding bit in the <u>STATUS1</u> register (00_{HEX}) is set. The device enters the INITIALIZE state until the warning state is no longer detected.

The open thermistor, TEMP 0C and TEMP 60C faults can be disabled in the corresponding programmable bit in the <u>CONFIG1</u> register if no thermistor is used.

In warning states, the NFLT signal is not pulled to low. Operation will automatically resume after warning condition disappears.

2.5. EEPROM Programing Sequence

The following is a procedure for EEPROM programming in case this is required in an application or make the device default to different charge profile for a different battery.

- 1. Power up VIN to 9.5V;
- 2. Write x01 to Register 17, this allows customer register access;
- 3. Write desired values to Registers 2-7;
- 4. Write x02 to Register 18, this starts EEPROM erase;
- 5. Wait at least 100ms;
- 6. Write x00 to Register 18, this stops the EEPROM erase;
- 7. Write x01 to Register 18, this starts EEPROM write;
- 8. Wait at least 100ms;
- 9. Write x00 to Register 18, this stops EEPROM write;
- 10. Power cycle;
- 11. Write x01 to Register 17 to enable customer access;
- 12. Read back Registers 2-7 to verify.



Figure 2.3 Charging State Diagram

2.6. Serial Interface

The TS55101 features an l^2C^{TM} slave interface that offers advanced control and diagnostic features. It supports standard and fast mode data rates and auto-sequencing, and it is compatible with l^2C^{TM} standard version 3.0.

I²C[™] operation offers configuration control for termination voltages, charge currents, and charge timeouts. This configurability allows optimum charging conditions in a wide range of Li-Ion batteries. I²C[™] operation also offers fault and warning indicators. Whenever a fault is detected, the associated status bit in the STATUS1 or STATUS2 register is set and the NFLT pin is pulled low. Whenever a warning is detected, the associated status bit in the STATUS1 register resets the fault and warning status bits, and the NFLT pin is released after all fault status bits have been reset.

2.6.1. **I²C[™] Sub_address Definition**

Figure 2.4	Subaddress in I ² C	™ Transmission
------------	--------------------------------	----------------

Slave Adress + R/nW								Subaddress							Data						1							
Start	G3	G2	G1	G0	A2	A1	A0	R/nW	ACK	S7	S6	S5	S4	S3	S2	S1	S0	ACK	D7	D6	D5	D4	D3	D2	D1	D0	ACK	Stop
Star G(3: A(2: R/nV	t – S 0) – 0) – V – I	tart Gro Dev Rea	Con up I ice I d / n	nditic D: A ID: A ot W	on .ddre .ddr Vrite	ess ess sel	fixed fixed ect b	d at 10 d at 0 bit	001b 01b	Ι					ACK S(7:(D(7:(Stop	- A(0) 0) - S	ckno Sub Dati top	owledg addre a: Da Cond	ge ess: ta to ition	Defi be	ned tran	per smit	the ted	add with	ress the	reg dev	ister i ice	map

2.6.2. I²C[™] Bus Operation

The TS55101's I^2C^{TM} is a two-wire serial interface; the two lines are serial clock (SCL) and serial data (SDA) (see Figure 2.5). SDA must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor. The devices communicating on this bus can drive the SDA line low or release it to high impedance. To ensure proper operation, setup and hold times must be met (see Table 1.5). The device that initiates the I^2C^{TM} transaction becomes the master of the bus.

Communication is initiated by the master sending a START condition, which is a high-to-low transition on SDA while the SCL line is high. After the START condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (read = 1; write = 0). After receiving the valid address byte, the device responds with an acknowledge (ACK). An ACK is a low on SDA during the high of the ACK-related clock pulse. On the I^2C^{TM} bus, during each clock pulse, only one data bit is transferred. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as START or STOP control conditions. A low-to-high transition on SDA while the SCL input is high indicates a STOP condition and is sent by the master.

Any number of data bytes can be transferred from the transmitter to receiver between the START and the STOP conditions. Each byte of eight bits is followed by one ACK bit from the receiver. The SDA line must be released by the transmitter before the receiver can send an ACK bit. The receiver that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. An end of data is signaled by the master receiver to the slave transmitter by not generating an acknowledge after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. The transmitter must then release the data line to enable the master to generate a STOP condition.





See Table 1.5 for the definitions and specifications for the timing parameters labeled in Figure 2.6.

Figure 2.6 $l^2 C^{TM}$ Data Transmission Timing



2.7. Status and Configuration Registers

Register	Address	Name	Default	Description
0	00 _{HEX}	STATUS1	00 _{HEX}	Status bit register
1	01 _{HEX}	STATUS2	00 _{HEX}	Charging status register
2	02 _{HEX}	CONFIG10	EEPROM	Configuration register
3	03 _{HEX}	CONFIG20	EEPROM	Configuration register
4	04 _{HEX}	CONFIG30	EEPROM	Configuration register
5	05 _{HEX}	CONFIG40	EEPROM	Configuration register
6	06 _{HEX}	CONFIG50	EEPROM	Configuration register
7	07 _{HEX}	CONFIG60	EEPROM	Configuration register
8-16	N/A	N/A	N/A	Registers not implemented
17	11 _{HEX}	CONFIG_ENABLE	00 _{HEX}	Enable configuration register access
18	12 _{HEX}	EEPROM_CTRL 0	00 _{HEX}	EEPROM control register

Table 2.2Register Descriptions (Device Address = 49_{HEX})

CONFIGx and EEPROM_CTRL registers are only accessible when the CONFIG_ENABLE register is written with the EN_CFG bit set to 1 (see Table 2.11)

Table 2.3 STATUS1 Register—Address 00_{HEX}

Note: All of the STATUS register bits are READ-only.

DATA BIT	D7	D6	D5	D4	D3	D	2	D1	D0
FIELD NAME	BATT_OV	1C_TO	TEMP_0C	TEMP_60C	TSD	TOP	_то	VIN_UV	TH_OPEN
FIELD N	AME		BIT DEFINITION ¹⁾ Category				ŗy		
BATT_OV		VBAT over-	VBAT over-voltage Faul					t ¹⁾	
1C_TO		Full charge timer has timed out.Warning ¹⁾ if VBAT > Vter hysteresis otherwise Far					> Vterm - se Fault ¹⁾		
TEMP_0C		Thermistor indicates battery temperature < 0°C. Fault ¹⁾							
TEMP_60C		Thermistor	indicates batt	ery temperatu	re > 60°C.		Faul	t ¹⁾	
TSD		Thermal sh	utdown.				Warı	ning ¹⁾	
TOP_TO		Top-off time	er has timed o	ut.			Warı	ning ¹⁾	
VIN_UV		VIN under-voltage. Warning ¹⁾							
TH_OPEN		Thermistor	Thermistor open (battery not present). Warning ¹⁾						

 Faults are defined as BATT_OV, 1C_TO, PRE_CHG_TO, P_ERR, TEMP_0C and TEMP_60. Warnings are defined as TSD, TOP_TO, VIN_UV, and TH_OPEN. Faults cause the NFLT pin to be pulled low. Warnings do not cause the NFLT pin to be pulled low. All status bits are cleared after STATUS1 or 2 register is read provided the fault no longer exists. The NFLT pin will go to high impedance (open-drain output) and the charging will restart after the STATUS1 or 2 register has been read and all fault bits have been reset. Please also refer to Functional Description 2.4 for 1C_TO fault and warning differentiation.

Table 2.4 STATUS2 Register—Address 01_{HEX}

Note: All of the STATUS register bits are READ-only.
--

DATA BIT	D7	D6	D5	D4	D3	D	2	D1	D0		
FIELD NAME	P_ERR		PRE_CHG_TO	TERM	EOC	1C_0	CHG	CHG PRE_CHG INIT			
FIELD N	AME	BIT DEFINITION ¹⁾						Categor	у		
P_ERR		Error (pari	rror (parity) in EEPROM memory Fault ¹⁾					1)			
PRE_CHG_TO		Pre-charge	Pre-charge timer has timed out. Fault ¹⁾								
TERM		Charging ⁻	Charging Terminated Status								
EOC		End of Charge - Constant voltage mode Status									
1C_CHG		1C Chargi (programn	1C Charging – Charging at 1C charging current State (programmed value)					S			
PRE_CHG		Pre-Charg voltage be	ging – Charging at elow 3.0V	t pre-charge	e current, batte	ery	Statu	S			
INIT		Initialize – Not Charging, waiting for valid charging Status conditions									
A P_ERR fault causes the NFLT pin to be pulled low and charging to stop. NFLT in this condition remains so long as the parity error exists. Parity errors are checked at startup and will block every charging action.											

Table 2.5 Configuration Register CONFIG1—Address 02_{HEX}

Note: All of the CONFIG1 register bits are READ/WRITE.

DATA BIT	D7	D6	D5		D4	D3	D2	D1	D0		
FIELD NAME	PRE_CH	IRG[1:0]	TOP_END	TEI	MP_FAULT_DIS		V_TERM_	0_10[4:0]			
FIELD N	AME		В		EFINITION						
PRE_CHRG[1:()] ¹⁾	Pre-chargin	'n	00 _{BIN} – 50 mA 01 _{BIN} – 100 mA 10 _{BIN} – 150 mA 11 _{BIN} – 200 mA							
TOP_END ²⁾		Top Off end	l configuration	on 0 – 25mA 1 – 50mA							
TEMP_FAULT_	DIS ³⁾	Temperatur	e Fault disabl	е	0 – NTC used 1 – NTC not used – disable generated faults						
V_TERM_0_10	[3:0] ³⁾	Voltage terr 0-10°C cont	nination offse	t:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	pplied in DE 0000; 100 0001; 100 0010; 101 0010; 101 0011; 101 0101; 101 0101; 101 0100; 110 0101; 111 0111; 111	$\frac{EC \& BIN}{108} = 019 = 010 = -10 = 000 = -10 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 00000 = 0000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 00000 = 000000$	= -1000 = -1001 = -1010 = -1011 = -1100 = -1101 = -1110 = -1111			

1) PRE_CHRG Note: Maximum output current when 1.7 < V_{out} < 3.0 V.Below 1.7V a constant charge current of 50mA will be supplied to the battery

2) TOP_END Note: Charging stops when Vbat = Vtermination and lout < Top Off end, assuming charging has continued to this point.

3) V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.5 to Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The '11111' 4.50V base setting cannot be modified by the programmable offset.

4) <u>TEMP_FAULT_DIS</u>, if this bit is set high, then under 0°C fault and above 60°C fault will be disabled.

Table 2.6 Configuration Register CONFIG2—Address 03_{HEX}

Note: All of the CONFIG2 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0			
FIELD NAME	EOC	[1:0]	TH		V_ ⁻	FERM_10_45[4:0]				
FIELD N	AME		B		N						
EOC[1:0] ¹⁾	EOC[1:0] ¹⁾ End of charge configuration				00 _{BIN} – 50 mA 01 _{BIN} – 100 mA 10 _{BIN} – 150 mA 11 _{BIN} – 200 mA						
TH ²⁾		Thermistor	Configuration	0 - 1 1 -	10kΩ 100kΩ						
V_TERM_10_4	5[4:0] ³⁾	Voltage terr 10-45°C co	nination: nfiguration	00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01011 01100 01111 01110 01111	- 3.90 V - 3.92V - 3.93 V - 3.95V - 3.97V - 3.98V - 4.00V - 4.02 V - 4.02 V - 4.03V - 4.05V - 4.07V - 4.09V - 4.11V - 4.12V - 4.14 V - 4.16V	100 100 100 100 101 101 101 101 101 110 110 110 111 111 111	$\begin{array}{c} 000 - 4.18 \ V \\ 001 - 4.20 V \\ 010 - 4.22 V \\ 011 - 4.22 V \\ 011 - 4.24 V \\ 000 - 4.26 \ V \\ 011 - 4.28 V \\ 100 - 4.30 \ V \\ 111 - 4.32 V \\ 000 - 4.34 V \\ 001 - 4.36 V \\ 010 - 4.38 V \\ 011 - 4.41 V \\ 000 - 4.43 V \\ 011 - 4.45 \ V \\ 100 - 4.47 V \\ 111 - 4.50 \ V \end{array}$				

1) EOC Note: If the EOC current is reached the EOC Status bit will get set (Note: if TOP_TO is not programmed to 000)

2) TH Note: Thermistor characteristic can be programmed with this bit

3) V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.5 to Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The '11111' 4.50V base setting cannot be modified by the programmable offset.

Example: V_TERM computed value using offsets for battery temperature ranges: 0-10°C, 45-50°C and 50-60°C.

If base code 01000 = 4.03V is set in V_TERM_10_45 and if offset code 0101 = -5 is set in V_TERM_0_10, then the termination code to be used when in temperature range 0-10°C is computed as the base code plus the offset code. Thus the effective code is 01000+(-0101) = 00011 and the value is 3.95V. Note the effective code stops at 00000 regardless of offset.

Table 2.7 Configuration Register CONFIG3—Address 04_{HEX}

Note: All of the CONFIG3 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0		
FIELD NAME		TOP_TO		PARITY		V_TERM_	45_50[3:0]			
FIELD N	AME	BIT DEFINITION								
TOP_TO[2:0] ¹⁾		Top Off time configuratio	er – time out n	t $000 - 0$ minutes 001 - 20 minutes 010 - 40 minutes 011 - 60 minutes 100 - 80 minutes 101 - 100 minutes 110 - 120 minutes 111 - Disable time out timer						
PARITY		Calculated parity bit based on customer registers (CONFIG1-6) Important note: Customer must set this bit after programming for correct operat If this bit is programmed wrong the charging will never start.								
V_TERM_45_5	Important note: Customer must set this bit after programming for correct operation If this bit is programmed wrong the charging will never start. RM_45_50[3:0] $^{3)}$ Voltage termination offset: 45-50°C configuration Input 0000 - 0 = -0000 00011 = -0001 0010 - 2 = -0010 00113 = -0011 0100 - 4 = -0100 01015 = -0101 01015 = -0101 0110 - 6 = -0110 0111 - 7 = -0111 1000 - 8 = -1000 10019 = -1001 101010 = -1010 101111 = -1011 110012 = -1100									
1) TOP_TO No timer must b	ote: Timer starts be set to 0. If the	s when Vbat= Vi e timer is disable	termination and ed the charging	lout < EOC. If the will be terminate	ne EOC curren ed at the TOP	t is desired to te END current lin	erminate the cha nit.	arging this		

2) V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.5 to Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The '11111' 4.50V base setting cannot be modified by the programmable offset.

Table 2.8 Configuration Register CONFIG4—Address 05_{HEX}

Note: All of the CONFIG4 register bits are READ/WRITE.

		-	05	D4	D3	D2	D1	D0	
FIELD NAME	C_ ⁻	TO[1:0]	PRE_C	HG_TO		V_TERM_	50_60[3:0]		
FIELD NAME			В		1				
1C_TO[1:0] ¹⁾		Full charge t configuratio	imer time ou n	ut 00 – Disa 01 – 60 r 10 – 120 11 – 600	00 – Disable full charge timer 01 – 60 minutes 10 – 120 minutes 11 – 600 minutes				
PRE_CHG_TO		Pre charge configuratio	timer time ou n	ut 00 - 60 r 01 - 90 r 10 - 120 11 - 240	ninutes ninutes minutes minutes				
V_TERM_50_60[3:0] ³⁾		Voltage term 50-60°C cor	nination offset	$\begin{array}{c c c c c c c c c c c c c c c c c c c $					

V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C , and 50-60°C (see Table 2.5 to 2) Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The '11111' 4.50V base setting cannot be modified by the programmable offset.

Table 2.9 Configuration Register CONFIG5—Address 06_{HEX}

Note: All of the	CONFIG5	reaister bits	are READ/WRI	TE.

DATA BIT	D7	D6	D5	D4	D3 D2 D1 I					
FIELD NAME	M	AX_CHRG_CU	JRR_0_10[3:	:0]	MA	X_CHRG_C	JRR_10_45[3	:0]		
FIELD NAME				BIT DEFINITION						
MAX_CHR G_CURR_0 _10[3:0] ^{1)*}	Maximum cl 0-10°C conf	harge current iguration	0000 - 2 0001 - 3 0010 - 4 0011 - 5 0100 - 6 0101 - 7 0110 - 8 0111 - 9	00 mA 00 mA 00 mA 00 mA 00 mA 00 mA 00 mA 00 mA		1000 - 1001 - 1010 - 1011 - 1100 - 1101 - 1110 - 1111 -	 1000 mA 1100 mA 1200 mA 1300 mA 1400 mA 1500 mA 1700 mA 2000 mA 			
MAX_CHR G_CURR_1 0_45[3:0] ^{T)}	Maximum cl 10-45°C con	harge current Ifiguration	0000 - 2 0001 - 3 0010 - 4 0011 - 5 0100 - 6 0101 - 7 0110 - 8 0111 - 9	00 mA 00 mA 00 mA 00 mA 00 mA 00 mA 00 mA 00 mA		1000 1001 1010 1011 1100 1101 1110 1111	1000 – 1000 mA 1001 – 1100 mA 1010 – 1200 mA 1011 – 1300 mA 1100 – 1400 mA 1101 – 1500 mA 1110 – 1700 mA 1111 – 2000 mA			
1) MAX_CHR(and >60°C,	G_CURR Note: charging is disa	Unique settings bled and a fault	available for ba is indicated.	attery temperati	ıres 0-10°C, 10	-45°C, 45-50°C	, and 50-60°C.	For <0°C		

Table 2.10 Configuration Register CONFIG6—Address 07_{HEX}

Note: All of	CE register bite	AND DEADANDITE
Note. All OI	so register bits	ale READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0		
FIELD NAME	M	AX_CHRG_CU	JRR_45_50[3	:0]	MAX_CHRG_CURR_50_60[3:0]					
FIELD NAME	-			BIT DEFINITION						
MAX_CHR G_CURR_4 5_50[3:01)]	Maximum c current 45- configuratio	harge 50°C on	0000 - 200 0001 - 300 0010 - 400 0011 - 500 0100 - 600 0101 - 700 0110 - 800 0111 - 900	mA mA mA mA mA mA mA mA			1000 - 1000 $1001 - 1100$ $1010 - 1200$ $1011 - 1300$ $1100 - 1400$ $1101 - 1500$ $1101 - 1700$ $1110 - 1700$ $1111 - 2000$	mA mA mA mA mA mA mA mA		
MAX_CHR G_CURR_5 0_60[3:0] ^{T)}	Maximum c current 50- configuratio	harge 60°C on	0000 - 200 0001 - 300 0010 - 400 0011 - 500 0100 - 600 0101 - 700 0110 - 800 0111 - 900	mA mA mA mA mA mA mA mA			1000 - 1000 $1001 - 1100$ $1010 - 1200$ $1011 - 1300$ $1100 - 1400$ $1101 - 1500$ $1110 - 1700$ $1111 - 2000$	mA mA mA mA mA mA mA mA		
1) MAX_CHR(and >60°C.	G_CURR Note: charging is disa	Unique settings abled and a fault	available for ba	attery temperati	ures 0-10°C, 10	-45°C, 45-50°C	, and 50-60°C.	For <0°C		

Table 2.11 Enable Configuration Register CONFIG_ENABLE—Address 11_{HEX}

Note: The reset value for all of the CONFIG_ENABLE register bits is 0.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	Not used	Not used	Not used	Not used	Not used	Not used	Not used	EN_CFG
READ/WRITE	R	R	R	R	R	R	R	R/W
FIELD NAME			BIT DEFINITION					
EN_CFG		Enable-a (address 0 _{BIN} – D 1 _{BIN} – E	Enable-access control bit for configuration registers CONFIG1 through CONFIG5 (addresses 02_{HEX} to 06_{HEX}) 0_{BIN} – Disable access 1_{BIN} – Enable access					

Table 2.12 EEPROM Control Register EEPROM_CTRL—Address 12_{HEX}

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	Not used	Not used	Not used	Not used	Not used	Not used	EE_ERASE	EE_PROG
READ/WRITE	R	R	R	R	R	R	R/W	R/W
FIELD NAME			BIT DEFINITION					
EE_PROG ¹⁾		EEPRC (addres 0 _{BIN} – 1 _{BIN} –	EEPROM program control bit for configuration registers CONFIG1 through CONFIG5 (addresses 02 _{HEX} to 06 _{HEX}) 0 _{BIN} – Disable EEPROM programming 1 _{BIN} – Enable EEPROM programming with data from configuration registers CONFIG1 through CONFIG5 (addresses 02 _{HEX} to 06 _{HEX})					
1) EE_PROG Note: Inputs VIN and EN must be present for 200ms.								

Note: The reset value for all of the EEPROM_CTRL register bits is 0.

3 Application Circuits

3.1. Typical Application Circuit





3.2. Selection of External Components

Note that the internal compensation is optimized for a 4.7μ F output capacitor (C_{OUT}) and a 4.7μ H output inductor (L_{OUT}). Table 1.3 provides recommended ranges for most of the following components.

3.2.1. C_{OUT} Output Capacitor

The 4.7uF capacitor with small ESR can be used for Cout, placed near IC.

3.2.2. L_{OUT} Output Inductor

For best performance, an inductor with a saturation current rating higher than the maximum V_{OUT} load requirement plus the inductor current ripple should be used for the 4.7µH output filter inductor.

3.2.3. C_{IN} Bypass Capacitor

For best performance, a low ESR ceramic capacitor should be used for the 10 μ F input supply bypass capacitor. If it is not a low ESR ceramic capacitor, a 0.1 μ F ceramic capacitor should be added in parallel to C_{IN}. Input supply cap has to be chosen to limit voltage ripple to <10% of VIN.

3.2.4. C_{VDD} Bypass Capacitor for VDD Internal Reference Voltage Output

For best performance, a low ESR ceramic capacitor should be used for the 2.2µ F bypass capacitor from the VDD pin to ground.

3.2.5. Pull-up Resistors

For proper function of the l^2C^{TM} interface, the SDA pin must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor.

For proper function of the fault warning signal on the NFLT pin, it must be connected to a positive supply (VDD) through an external pull-up resistor.

3.2.6. R_{THM} Thermistor

The internal temperature bins described in Table 1.4 are valid with respect to two different programmable temperature characteristics:

NTC 10k with β =3434K (use a 10k Pullup with this NTC)

NTC 100k with β =4311K (use a 100k Pullup with this NTC)

Of course different NTCs can be used. The general relation of the thermistors resistance can be derived as

following: $R_T = R_{25} * e^{\beta(\frac{1}{T+273}*\frac{1}{298})}$

 R_T is the resistance of the thermistor at T degree in Celsius, while R_{25} is the initial NTC resistance and β the corresponding temperature coefficient of the NTC.

By choosing a β = 4500 and a parallel 100k to the thermistor for example, the upper temperature protection limit can be reduced by roughly 10K to 50°C (instead of 60°C).

If no thermistor wants to be used, the function must be disabled in the corresponding register.

3.2.7. C_{POUT} Pre-Output Capacitor

The capacitor on the Output pin of the IC is optional. A low ESR ceramic capacitor is recommended with 100nF if it is used. The Capacitor should be placed close to the IC from VOUT to GND. The evaluation board did not use this capacitor and it is operating properly.

4 Mechanical Specifications

4.1. TS55101 Package Dimensions

Figure 4.1 PQFN-16 Package Dimensions





Notes:

Dimensions and tolerances per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact values shown without tolerances. REF: Reference Dimension, usually without tolerance, for information only.

Pb-Free (RoHS): The TS55101 is Lead-free, fully WEEE and RoHS compliant

MSL, Peak Temp: The TS55101 has a Moisture Sensitivity Level (MSL) 1 rating per JEDEC J-STD-020D.

5 Layout Recommendations

The Layout of the PCB will have big impact on the performance of the TS55101. Care should be taken during the design phase.

It is recommended to maximize the copper area connected to the thermal pad, to dissipate the heat

In a Multi-Layer Layout thermal vias underneath the chip can be used to distribute heat to multiple layers

The output current rating for the linear regulators might need to be de-rated for ambient temperatures above 85°C. The de-rated value will depend on calculated worst case power dissipation and the thermal management implementation in the application.

Improper thermal design of the PCB might lead to thermal shutdown. This will significantly reduce the performance of the system.

Minimizing the loop area of commutation paths can reduce the emitted noise level.

A Layout proposal can be found in the TS55101 Evaluation Kit documentation

6 Ordering Information

Ordering Code	Description	Package
TS55101-QFNR	TS55101 High-Efficiency Charger for Li-Ion Batteries	16-pin PQFN Reel (3,300 pcs)
TS55101EVB	TS55101 evaluation board with USB Dongle and GUI	