# High Performance Current Mode Controllers

The UC3844B, UC3845B series are high performance fixed frequency current mode controllers. They are specifically designed for Off−Line and dc−dc converter applications offering the designer a cost−effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle−by−cycle current limiting, a latch for single pulse metering, and a flip−flop which blanks the output off every other oscillator cycle, allowing output deadtimes to be programmed from 50% to 70%.

These devices are available in an 8−pin dual−in−line and surface mount (SOIC−8) plastic package as well as the 14−pin plastic surface mount (SOIC−14). The SOIC−14 package has separate power and ground pins for the totem pole output stage.

The UCX844B has UVLO thresholds of 16V (on) and 10V (off), ideally suited for off−line converters. The UCX845B is tailored for lower voltage applications having UVLO thresholds of 8.5V (on) and 7.6V (off). **Features**

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250 kHz
- Current Mode Operation to 500 kHz Output Switching Frequency
- Output Deadtime Adjustable from 50% to 70%
- Automatic Feed Forward Compensation
- Latching PWM for Cycle−By−Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- These Devices are Pb−Free and are RoHS Compliant
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable





## **ON Semiconductor®**

**http://onsemi.com**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page [15](#page-14-0) of this data sheet.

#### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page [16](#page-15-0) of this data sheet.

#### **MAXIMUM RATINGS**



Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. The voltage is clamped by a zener diode (see page 9 Under Voltage Lockout section). Therefore this voltage may be exceeded as long as the total power supply and zener current is not exceeded.
- 2. Maximum package power dissipation limits must be observed.
- 3. This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC Standard JESD22-A114B, Machine Model Method 200 V per JEDEC Standard JESD22-A115-A
- 4. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78

**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 15 V [Note 5], R<sub>T</sub> = 10 k, C<sub>T</sub> = 3.3 nF. For typical values T<sub>A</sub> = 25°C, for min/max values  $T_A$  is the operating ambient temperature range that applies [Note 6], unless otherwise noted.)



#### **OSCILLATOR SECTION**



5. Adjust  $V_{CC}$  above the Startup threshold before setting to 15 V.

6. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.<br> $T_{low}$  = 0°C for UC3844B, UC3844B, UC3845B  $T_{low}$  = 0°C for UC3844B, UC3844B

 $T_{\text{high}} = +70^{\circ}$ C for UC3844B, UC3845B<br>= + 85°C for UC2844B, UC2845B

 $= -40^{\circ}$ C for UC384xBV, NCV384xBV

= − 25°C for UC2844B, UC2845B = + 85°C for UC2844B, UC2845B

 $= +125^{\circ}$ C for NCV384xBV

 $\bf{ELECTRICAL CHARACTERISTICS}$  (V $_{\rm CC}$  = 15 V [Note 7], R<sub>T</sub> = 10 k, C<sub>T</sub> = 3.3 nF. For typical values T<sub>A</sub> = 25°C, for min/max values  ${\mathsf T}_{\mathsf A}$  is the operating ambient temperature range that applies [Note 8], unless otherwise noted.)



 $= +125^{\circ}$ C for NCV384xBV

9. This parameter is measured at the latch trip point with  $\mathsf{V}_{\mathsf{FB}}$  = 0 V.

10. Comparator gain is defined as:  $A_V = \frac{\Delta V \text{ Output/Compensation}}{\Delta V \text{ Current Sense Input}}$ 

<span id="page-3-0"></span>



 $T_{\text{low}} = 0^{\circ}C$  for UC3844B, UC3845B  $= -25^{\circ}C$  for UC2844B, UC3844B, UC3844B, UC3844B<br> $= -25^{\circ}C$  for UC2844B, UC2845B  $= +85^{\circ}C$  for UC2844B, UC2845B

- $= -25^{\circ}$ C for UC2844B, UC2845B<br>  $= -40^{\circ}$ C for UC384xBV, NCV384xBV<br>  $= +105^{\circ}$ C for UC3844BV, UC3845BV = - 40°C for UC384xBV, NCV384xBV
	-

=+125°C for NCV384xBV



**Figure 2. Timing Resistor versus Oscillator Frequency**



**Figure 3. Output Deadtime versus Oscillator Frequency**







<span id="page-4-0"></span>

**Figure 10. Reference Load Regulation Figure 11. Reference Line Regulation**



Figure 14. Output Cross Conduction **Figure 15. Supply Current versus Supply Voltage** 



#### **PIN FUNCTION DESCRIPTION**

#### **OPERATING DESCRIPTION**

The UC3844B, UC3845B series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off−Line and DC−DC converter applications offering the designer a cost−effective solution with minimal external components. A representative block diagram is shown in Figure [16](#page-7-0).

#### **Oscillator**

The oscillator frequency is programmed by the values selected for the timing components  $R_T$  and  $C_T$ . Capacitor  $C_T$ is charged from the 5.0 V reference through resistor  $R_T$  to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of  $C_T$ , the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. An internal flip−flop has been incorporated in the UCX844/5B which blanks the output off every other clock cycle by holding one of the inputs of the NOR gate high. This in combination with the  $C_T$  discharge period yields output deadtimes programmable from 50% to 70%. Figure [2](#page-3-0) shows RT versus Oscillator Frequency and Figure [3](#page-3-0), Output Deadtime versus Frequency, both for given values of  $C_T$ . Note that many values of  $R_T$  and  $C_T$  will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated to within  $\pm 6\%$ at 50 kHz. Also, because of industry trends moving the UC384X into higher and higher frequency applications, the UC384XB is guaranteed to within ±10% at 250 kHz.

In many noise−sensitive applications it may be desirable to frequency−lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure [18](#page-8-0). For reliable locking, the free−running oscillator frequency should be set about 10% less than the clock frequency. A method for multi−unit synchronization is shown in Figure [19](#page-8-0). By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved to realize output deadtimes of greater than 70%.

#### **Error Amplifier**

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure [6](#page-4-0)). The non−inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is -2.0 µA which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure [29](#page-11-0)). The output voltage is offset by two diode drops ( $\approx$ 1.4 V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when Pin 1 is at its lowest state  $(V_{OL})$ . This occurs when the power supply is operating and the load is removed, or at the beginning of a soft−start interval (Figures [21](#page-9-0), [22\)](#page-9-0). The Error Amp minimum feedback resistance is limited by the amplifier's source current  $(0.5 \text{ mA})$  and the required output voltage  $(\text{V}_{OH})$  to reach the comparator's 1.0 V clamp level:

$$
R_{f(min)} \approx \frac{3.0 (1.0 V) + 1.4 V}{0.5 mA} = 8800 \ \Omega
$$

#### **Current Sense Comparator and PWM Latch**

The UC3844B, UC3845B operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle−by−cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground–referenced sense resistor  $R<sub>S</sub>$  in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 1 where:

$$
I_{pk} = \frac{V_{(Pin\ 1)} - 1.4 \ V}{3 \ R_{S}}
$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$
I_{pk(max)} = \frac{1.0 \text{ V}}{R_{S}}
$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of  $R<sub>S</sub>$  to a reasonable level. A simple method to adjust this voltage is shown in Figure [20](#page-9-0). The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the  $I_{\text{pk(max)}}$  clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure [24\)](#page-10-0).

<span id="page-7-0"></span>

**Figure 16. Representative Block Diagram**





#### <span id="page-8-0"></span>**Undervoltage Lockout**

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal ( $V_{CC}$ ) and the reference output ( $V_{ref}$ ) are each monitored by separate comparators. Each has built−in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The  $V_{CC}$  comparator upper and lower thresholds are 16 V/10 V for the UCX844B, and 8.4 V/7.6 V for the UCX845B. The  $V_{ref}$  comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the UCX844B makes it ideally suited in off−line converter applications where efficient bootstrap startup techniques are required (Figure [30\)](#page-12-0). The UCX845B is intended for lower voltage dc−dc converter applications. A 36 V Zener is connected as a shunt regulator from  $V_{CC}$  to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage for the UCX844B is 11 V and 8.2 V for the UCX845B.

#### **Output**

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to  $\pm 1.0$  A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pulldown resistor.

The SOIC−14 surface mount package provides separate pins for  $V_C$  (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the  $I_{\text{pk(max)}}$ clamp level. The separate  $V<sub>C</sub>$  supply input allows the

designer added flexibility in tailoring the drive voltage independent of  $V_{CC}$ . A Zener clamp is typically connected to this input when driving power MOSFETs in systems where  $V_{CC}$  is greater than 20 V. Figure [23](#page-9-0) shows proper power and control ground connections in a current−sensing power MOSFET application.

#### **Reference**

The 5.0 V bandgap reference is trimmed to  $\pm 1.0\%$ tolerance at  $T_J = 25^{\circ}C$  on the UC284XB, and  $\pm 2.0\%$  on the UC384XB. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short−circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

#### **Design Considerations**

**Do not attempt to construct the converter on wire−wrap or plug−in prototype boards.** High frequency circuit layout techniques are imperative to prevent pulse−width jitter. This is usually caused by excessive noise pick−up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low−current signal and high−current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1  $\mu$ F) connected directly to V<sub>CC</sub>, V<sub>C</sub>, and  $V_{ref}$  may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise−generating components.



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of  $C_T$  to go more than 300 mV below ground.





**Multi−Unit Synchronization**

<span id="page-9-0"></span>

**Figure 20. Adjustable Reduction of Clamp Level Figure 21. Soft−Start Circuit**









Virtually lossless current sensing can be achieved with the implementation of a SENSEFET<sup>™</sup> power switch. For proper operation during over-current<br>of a SENSEFET<sup>™</sup> power switch. For proper operation during over-current conditions, a reduction of the  $I_{pk(max)}$  clamp level must be implemented. Refer to Figures 20 and 22.

#### **Figure 23. Current Sensing Power MOSFET**

<span id="page-10-0"></span>





Series gate resistor R<sub>g</sub> will damp any high frequency<br>parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

**Figure 25. MOSFET Parasitic Oscillations Figure 26. Bipolar Transistor Drive** 



The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor  $C_1$ .

<span id="page-11-0"></span>





The MCR101 SCR must be selected for a holding of < 0.5 mA @ T<sub>A(min)</sub>. The<br>simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

#### **Figure 28. Latched Shutdown**





Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current.

Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.



<span id="page-12-0"></span>

T1 - Primary: 45 Turns #26 AWG Secondary ±12 V: 9 Turns #30 AWG (2 Strands) Bifiliar Wound Secondary 5.0 V: 4 Turns (six strands) #26 Hexfiliar Wound Secondary Feedback: 10 Turns #30 AWG (2 strands) Bifiliar Wound Core: Ferroxcube EC35-3C8 Bobbin: Ferroxcube EC35PCB1 Gap:  $\approx$  0.10" for a primary inductance of 1.0 mH

 $L1 - 15$  µH at 5.0 A, Coilcraft Z7156 L2, L3 - 25  $\mu$ H at 5.0 A, Coilcraft Z7157





All outputs are at nominal load currents unless otherwise noted.



The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The converter's output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.

#### **Figure 31. Step−Up Charge Pump Converter**



The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.

#### **Figure 32. Voltage−Inverting Charge Pump Converter**

#### <span id="page-14-0"></span>**ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

x indicates either a 4 or 5 to define specific device part numbers.

\*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

### **MARKING DIAGRAMS**

<span id="page-15-0"></span>











SENSEFET is a trademark of Semiconductor Components Industries, LLC.





XXXX = Specific Device Code

- $A = A$ ssembly Location<br>WL = Wafer Lot
- $=$  Wafer Lot
- $YY = Year$
- WW = Work Week
- G = Pb−Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part markli<br>Pb−Free indicator, "G" or microdot " ■", may or may not be present.



© Semiconductor Components Industries, LLC, 2019 www.onsemi.com





\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**



© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

#### **SOIC−8 NB** CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR<br>3. COLLECTOR 3. COLLECTOR<br>4. EMITTER **EMITTER** 5. EMITTER<br>6. BASE 6. BASE<br>7 BASE 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN<br>2. DRAIN 2. DRAIN<br>3. DRAIN **DRAIN** 4. DRAIN<br>5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON<br>2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2<br>4. EMITTER. COMMON 4. EMITTER, COMMON<br>5. EMITTER, COMMON 5. EMITTER, COMMON<br>6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1<br>8. EMITTER, CO EMITTER, COMMON STYLE 13: PIN 1. N.C.<br>2. SOU 2. SOURCE<br>3. SOURCE **SOURCE** 4. GATE<br>5. DRAIN 5. DRAIN 6. DRAIN<br>7. DRAIN 7. DRAIN<br>8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC<br>2. V2O V<sub>2</sub>OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND ACC STYLE 21: PIN 1. CATHODE 1<br>2. CATHODE 2 2. CATHODE 2<br>3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5<br>6. COMMON AL 6. COMMON ANODE<br>7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C<br>3. REX 3. REXT 4. GND<br>5. IOUT 5. IOUT 6. **IOUT**<br>7. **IOUT** 7. IOUT **IOUT** STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1<br>PIN 1. COLLECTOR, #1 2. COLLECTOR, #1<br>3. COLLECTOR, #2 3. COLLECTOR, #2<br>4 COLLECTOR #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER,  $#2$ <br>7 BASE  $#1$ 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE<br>2. DRAIN 2. DRAIN<br>3. DRAIN **DRAIN** 4. SOURCE<br>5. SOURCE 5. SOURCE<br>6. GATE<br>7. GATE **GATE** 7. GATE<br>7. GATE<br>8. SOUR 8. SOURCE STYLE 10: PIN 1. GROUND<br>2. BIAS 1 BIAS 1 3. OUTPUT<br>4. GROUND 4. GROUND<br>5. GROUND 5. GROUND<br>6. BIAS 2 6. BIAS 2<br>7. INPUT 7. INPUT<br>8. GROU GROUND STYLE 14: PIN 1. N−SOURCE<br>2. N−GATE 2. N−GATE 3. P−SOURCE 4. P−GATE 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE<br>4. GATE 4. GATE<br>5. DRAIN 5. DRAIN<br>6 DRAIN **DRAIN** 7. CATHODE CATHODE STYLE 22: PIN 1. I/O LINE 1<br>2. COMMON 2. COMMON CATHODE/VCC<br>3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND<br>2 dv/dt 2. dv/dt<br>3. ENAI 3. ENABLE<br>4. ILIMIT 4. ILIMIT<br>5. SOUR 5. SOURCE<br>6. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30:<br>PIN 1. D 1. DRAIN 1.<br>2. DRAIN 1. 2. DRAIN 1<br>3. GATE 2 3. GATE 2<br>4. SOURC 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2<br>7. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

8. GATE 1

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1<br>3. DRAIN, #2 3. DRAIN, #2<br>4. DRAIN, #2 4. DRAIN, #2<br>5. GATE, #2  $GATE, #2$ 6. SOURCE, #2 GATF<sub>#1</sub> 8. SOURCE, #1 STYLE 7: PIN 1. INPUT<br>2. EXTER 2. EXTERNAL BYPASS<br>3. THIRD STAGE SOUR 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN<br>6. GATE 3 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1<br>2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2<br>5. DRAIN 2 5. DRAIN 2 6. DRAIN 2<br>7. DRAIN 1 7. DRAIN 1<br>8. DRAIN 1 DRAIN 1 STYLE 15: PIN 1. ANODE 1<br>2. ANODE 1 2. ANODE 1<br>3 ANODE 1 ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1<br>2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2<br>5. DRAIN 2 5. DRAIN 2<br>6 MIRROB MIRROR<sub>2</sub> 7. DRAIN 1 MIRROR 1 STYLE 23: PIN 1. LINE 1 IN<br>2. COMMON 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN<br>5. LINE 2 OU 5. LINE 2 OUT 6. COMMON ANODE/GND<br>7. COMMON ANODE/GND 5. COMMON ANODE/GND<br>7. COMMON ANODE/GND<br>8. LINE 1 OUT LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+<br>5. SOURC 5. SOURCE<br>6. SOURCE 6. SOURCE<br>7. SOURCE 7. SOURCE<br>8 DRAIN **DRAIN** 

#### STYLE 4: PIN 1. ANODE 2. ANODE<br>3. ANODE 3. ANODE 4. ANODE<br>5. ANODE 5. ANODE<br>5. ANODE<br>6. ANODE

6. ANODE<br>7 ANODE 7. ANODE 8. COMMON CATHODE

STYLE 12:

STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2<br>4. COLLECT 4. COLLECTOR, #2<br>5. COLLECTOR, #2 5. COLLECTOR, #2<br>6. EMITTER, #2<br>7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1<br>8. COLLECTOR COLLECTOR, #1

PIN 1. SOURCE<br>2. SOURCE **SOURCE** 3. SOURCE 4. GATE<br>5. DRAIN 5. DRAIN<br>6. DRAIN<br>7. DRAIN **DRAIN** 7. DRAIN<br>8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1<br>2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2<br>5. COLLECTOR, 5. COLLECTOR, DIE #2<br>6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2<br>7. COLLECTOR, DIE #1 7. COLLECTOR, DIE #1<br>8. COLLECTOR, DIE #1 COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE  $(N)$ <br>2. GATE  $(N)$ GATE (N) 3. SOURCE (P)<br>4. GATE (P) 4. GATE (P)<br>5. DRAIN 5. DRAIN<br>6 DRAIN **DRAIN** 7. DRAIN<br>8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE<br>2. EMITT 2. EMITTER<br>3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE<br>5. CATHODE 5. CATHODE 6. CATHODE<br>7. COLLECT 7. COLLECTOR/ANODE<br>8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC\_OFF 3. DASIC\_SW\_DET<br>4. GND 4. GND<br>5. V\_MC<br>6. VBUL 5. V\_MON 6. VBULK<br>7. VBULK

7. VBULK 8. VIN



5. COLLECTOR, #2<br>6. COLLECTOR, #2 6. COLLECTOR, #2<br>6. COLLECTOR, #2<br>7. COLLECTOR, #1 7. COLLECTOR, #1 COLLECTOR, #1





\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**



#### **SOIC−14** CASE 751A−03 ISSUE L

#### DATE 03 FEB 2016





ON Semiconductor and (UN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes