

DATASHEET

UF3C065080B7S

650V-85mΩ SiC FET

Rev. B, May 2023

Description


This SiC FET device is based on a unique ‘cascode’ circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device’s standard gate-drive characteristics allows for a true “drop-in replacement” to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- ◆ On-resistance $R_{DS(on)}$: 85mΩ (typ)
- ◆ Operating temperature: 175°C (max)
- ◆ Excellent reverse recovery: Q_{rr} = 69nC
- ◆ Low body diode V_{FSD} : 1.54V
- ◆ Low gate charge: Q_G = 23nC
- ◆ Threshold voltage $V_{G(th)}$: 4.8V (typ) allowing 0 to 15V drive
- ◆ Package creepage and clearance distance > 6.1mm
- ◆ Kelvin source pin for optimized switching performance
- ◆ ESD protected, HBM class 2

Typical applications

- Any controlled environment such as
- ◆ Telecom and Server Power
 - ◆ Industrial power supplies
 - ◆ Power factor correction modules
 - ◆ Motor drives
 - ◆ Induction heating



Part Number	Package	Marking
UF3C065080B7S	D ² PAK-7L	UF3C065080B7S



Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		650	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹	I_D	$T_C = 25^\circ\text{C}$	27	A
		$T_C = 100^\circ\text{C}$	20	A
Pulsed drain current ²	I_{DM}	$T_C = 25^\circ\text{C}$	65	A
Single pulsed avalanche energy ³	E_{AS}	$L=15\text{mH}, I_{AS}=2.1\text{A}$	33	mJ
Power dissipation	P_{tot}	$T_C = 25^\circ\text{C}$	136.4	W
Maximum junction temperature	$T_{J,max}$		175	$^\circ\text{C}$
Operating and storage temperature	T_J, T_{STG}		-55 to 175	$^\circ\text{C}$
Reflow soldering temperature	T_{solder}	reflow MSL 3	245	$^\circ\text{C}$

1. Limited by $T_{J,max}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.83	1.1	$^\circ\text{C}/\text{W}$

Electrical Characteristics ($T_J = +25^\circ\text{C}$ unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Drain-source breakdown voltage	BV_{DS}	$V_{GS}=0V, I_D=1mA$	650			V
Total drain leakage current	I_{DSS}	$V_{DS}=650V, V_{GS}=0V, T_J=25^\circ\text{C}$		1.3	100	μA
		$V_{DS}=650V, V_{GS}=0V, T_J=175^\circ\text{C}$		10		
Total gate leakage current	I_{GSS}	$V_{DS}=0V, T_J=25^\circ\text{C}, V_{GS}=-20V / +20V$		6	± 20	μA
Drain-source on-resistance	$R_{DS(on)}$	$V_{GS}=12V, I_D=20A, T_J=25^\circ\text{C}$		85	105	m Ω
		$V_{GS}=12V, I_D=20A, T_J=125^\circ\text{C}$		116		
		$V_{GS}=12V, I_D=20A, T_J=175^\circ\text{C}$		146		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}=5V, I_D=10mA$	4	4.8	6	V
Gate resistance	R_G	f=1MHz, open drain		4.2		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Diode continuous forward current ¹	I_S	$T_C=25^\circ\text{C}$			27	A
Diode pulse current ²	$I_{S,pulse}$	$T_C=25^\circ\text{C}$			65	A
Forward voltage	V_{FSD}	$V_{GS}=0V, I_S=10A, T_J=25^\circ\text{C}$		1.54	2	V
		$V_{GS}=0V, I_S=10A, T_J=175^\circ\text{C}$		1.85		
Reverse recovery charge	Q_{rr}	$V_R=400V, I_S=20A, V_{GS}=-5V, R_{G,EXT}=22\Omega, di/dt=2000A/\mu\text{s}, T_J=25^\circ\text{C}$		69		nC
Reverse recovery time	t_{rr}	$T_J=25^\circ\text{C}$		21		ns
Reverse recovery charge	Q_{rr}	$V_R=400V, I_S=20A, V_{GS}=-5V, R_{G,EXT}=22\Omega, di/dt=2000A/\mu\text{s}, T_J=150^\circ\text{C}$		66		nC
Reverse recovery time	t_{rr}	$T_J=150^\circ\text{C}$		19		ns

Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Input capacitance	C_{iss}	$V_{DS}=100V, V_{GS}=0V$ $f=100kHz$		760		pF
Output capacitance	C_{oss}			98		
Reverse transfer capacitance	C_{rss}			1		
Effective output capacitance, energy related	$C_{oss(er)}$	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		71		pF
Effective output capacitance, time related	$C_{oss(tr)}$	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		150		pF
C_{oss} stored energy	E_{oss}	$V_{DS}=400V, V_{GS}=0V$		5.7		μJ
Total gate charge	Q_G	$V_{DS}=400V, I_D=20A,$ $V_{GS} = -5V$ to 12V		23		nC
Gate-drain charge	Q_{GD}			5		
Gate-source charge	Q_{GS}			11		
Turn-on delay time	$t_{d(on)}$	$V_{DS}=400V, I_D=20A, \text{Gate}$ $\text{Driver} = -5V$ to +12V, $\text{Turn-on } R_{G,EXT}=8.5\Omega,$ $\text{Turn-off } R_{G,EXT}=22\Omega$ Inductive Load,		30		ns
Rise time	t_r			8		
Turn-off delay time	$t_{d(off)}$			25		
Fall time	t_f			7		
Turn-on energy	E_{ON}	FWD: same device with $V_{GS} = -5V, R_G = 22\Omega,$ $T_J=25^\circ C$		163		μJ
Turn-off energy	E_{OFF}			29		
Total switching energy	E_{TOTAL}			192		
Turn-on delay time	$t_{d(on)}$	$V_{DS}=400V, I_D=20A, \text{Gate}$ $\text{Driver} = -5V$ to +12V, $\text{Turn-on } R_{G,EXT}=8.5\Omega,$ $\text{Turn-off } R_{G,EXT}=22\Omega$ Inductive Load,		27		ns
Rise time	t_r			7		
Turn-off delay time	$t_{d(off)}$			26		
Fall time	t_f			6		
Turn-on energy	E_{ON}	FWD: same device with $V_{GS} = -5V, R_G = 22\Omega,$ $T_J=150^\circ C$		144		μJ
Turn-off energy	E_{OFF}			26		
Total switching energy	E_{TOTAL}			170		

Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_J = -55^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 2. Typical output characteristics at $T_J = 25^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 3. Typical output characteristics at $T_J = 175^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 4. Normalized on-resistance vs. temperature at $V_{GS} = 12\text{V}$ and $I_D = 20\text{A}$




Figure 5. Typical drain-source on-resistances at $V_{GS} = 12V$




Figure 6. Typical transfer characteristics at $V_{DS} = 5V$




Figure 7. Threshold voltage vs. junction temperature at $V_{DS} = 5V$ and $I_D = 10mA$




Figure 8. Typical gate charge at $V_{DS} = 400V$ and $I_D = 20A$




Figure 9. 3rd quadrant characteristics at $T_J = -55^\circ\text{C}$




Figure 10. 3rd quadrant characteristics at $T_J = 25^\circ\text{C}$




Figure 11. 3rd quadrant characteristics at $T_J = 175^\circ\text{C}$




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0\text{V}$




Figure 13. Typical capacitances at $f = 100\text{kHz}$ and $V_{GS} = 0\text{V}$




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance




Figure 17. Safe operation area at $T_C = 25^\circ\text{C}$, $D = 0$, Parameter t_p




Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 25^\circ\text{C}$




Figure 19. Clamped inductive switching turn-on energy vs. $R_{G,EXT,ON}$




Figure 20. Clamped inductive switching turn-off energy vs. $R_{G,EXT,OFF}$




Figure 21. Clamped inductive switching energy vs. junction temperature at $V_{DS} = 400V$ and $I_D = 20A$




Figure 22. Reverse recovery charge Q_{rr} vs. junction temperature

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}), leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com