
















UF3C120080B7S



Part Number	Package	Marking
UF3C120080B7S	D ² PAK-7L	UF3C120080B7S







1200V-85m Ω SiC FET

Rev. B, May 2023

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the $\mathsf{D}^2\mathsf{PAK-7L}$ package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 85mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 140nC
- ◆ Low body diode V_{FSD}: 1.5V
- Low gate charge: Q_G = 23nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

Typical applications

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹	I _D	T _C = 25°C	28.8	Α
Continuous drain current		T _C = 100°C	21	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	77	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.8A	58.5	mJ
Power dissipation	P _{tot}	T _C = 25°C	190	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 3	245	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.61	0.79	°C/W

Rev. B, May 2023













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
raiametei			Min	Тур	Max	Onits
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	1200			V
		V _{DS} =1200V,		0.7	75	- μΑ
Total drain leakage current		$V_{GS}=0V, T_J=25$ °C				
Total di alli leakage cui Ferit	I _{DSS}	V _{DS} =1200V,		3		
		$V_{GS}=0V, T_J=175$ °C				
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C,		6	±20	μА
		V _{GS} =-20V / +20V				
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =20A,		85	105	
		T _J =25°C				
		$V_{GS}=12V, I_{D}=20A,$		135		mΩ
		T _J =125°C				-
		V_{GS} =12V, I_{D} =20A,		177		
		T _J =175°C				
Gate threshold voltage	$V_{G(th)}$	$V_{DS}=5V$, $I_{D}=10$ mA	4	4.8	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.2		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Limita		
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			28.8	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			77	Α
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =10A, T _J =25°C		1.5	2	V
		V _{GS} =0V, I _S =10A, T _J =175°C		2		•
Reverse recovery charge	Q _{rr}	V_R =800V, I_S =20A, V_{GS} =-5V, R_{G_EXT} =22 Ω		140		nC
Reverse recovery time	t _{rr}	di/dt=2800A/µs, T _J =25°C		23		ns
Reverse recovery charge	Q _{rr}	V_R =800V, I_S =20A, V_{GS} =-5V, R_{G_EXT} =22 Ω		118		nC
Reverse recovery time	t _{rr}	di/dt=2800A/μs, Τ _J =150°C		19		ns













Typical Performance - Dynamic

Parameter	Symbol	Test Conditions -	Value			11.20
			Min	Тур	Max	Units
Input capacitance	C_{iss}	- V _{DS} =100V, V _{GS} =0V - f=100kHz -		754		
Output capacitance	C_{oss}			97		pF
Reverse transfer capacitance	C_{rss}	1-100KHZ		0.8		
Effective output capacitance, energy related	$C_{oss(er)}$	V_{DS} =0V to 800V, V_{GS} =0V		54		pF
Effective output capacitance, time related	$C_{oss(tr)}$	V_{DS} =0V to 800V, V_{GS} =0V		122		pF
C _{OSS} stored energy	E_{oss}	V_{DS} =800V, V_{GS} =0V		17.3		μJ
Total gate charge	Q_G	V _{DS} =800V, I _D =20A,		23		nC
Gate-drain charge	Q_{GD}	$V_{DS} = -5V \text{ to } 12V$		5		
Gate-source charge	Q_{GS}	VGS - 3V tO 12V		11		
Turn-on delay time	$t_{d(on)}$	V _{DS} =800V, I _D =20A, Gate		33		ns
Rise time	t_r	Driver =-5V to +12V,		7		
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =8.5 Ω , Turn-off $R_{G,EXT}$ =22 Ω Inductive Load, FWD: same device with V_{GS} = -5V, R_{G} = 22 Ω , T_{J} =25°C		30		
Fall time	t _f			9		
Turn-on energy	E _{ON}			340		
Turn-off energy	E _{OFF}			48		μJ
Total switching energy	E _{TOTAL}			388		
Turn-on delay time	t _{d(on)}	V _{DS} =800V, I _D =20A, Gate		31		
Rise time	t _r	$\begin{array}{c} \text{Driver =-5V to +12V,} \\ \text{Turn-on } R_{G,\text{EXT}} \!=\! 8.5 \Omega, \\ \text{Turn-off } R_{G,\text{EXT}} \!=\! 22 \Omega \\ \text{Inductive Load,} \\ \text{FWD: same device with} \\ V_{GS} \!=\! -5 \text{V}, R_{G} \!=\! 22 \Omega, \\ T_{J} \!=\! 150 ^{\circ} \text{C} \end{array}$		6		
Turn-off delay time	t _{d(off)}			30		ns
Fall time	t _f			8		
Turn-on energy	E _{ON}			312		
Turn-off energy	E _{OFF}			42		μЈ
Total switching energy	E _{TOTAL}			354		





60

50















Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 20A



















60 Tj = -55°C 50 Tj = 25°C Drain Current, I_D (A) Tj = 175°C 40 30 20 10 0 3 5 6 7 8 9 10 0 4 Gate-Source Voltage, V_{GS} (V)

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at $V_{DS} = 5V$






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_D = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 20A
















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$



1.E-01

0

200

















Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

600


Drain-Source Voltage, $V_{DS}(V)$

800

1000 1200

400

Figure 14. DC drain current derating



Thermal Impedance, Z_{θJC} (°C/W) 0.1 **-** D = 0.5 D = 0.3D = 0.1 • D = 0.05 0.01 ·· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 1.E-06 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 18. Clamped inductive switching energy vs. drain current at $T_1 = 25$ °C




Figure 19. Clamped inductive switching turn-on energy vs. $R_{\text{G,EXT_ON}}$




Figure 20. Clamped inductive switching turn-off energy vs. $R_{G,EXT\ OFF}$



















Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 20A

Figure 22. Reverse recovery charge Qrr vs. junction temperature

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (C_{oss}), and reverse recovery charge (C_{oss}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com