














UF3C120150B7S



1200V-150m Ω SiC	Cascode

Rev. B, May 2023

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the $D^2PAK\text{-}7L$ package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 150mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 67nC
- ◆ Low body diode V_{FSD}: 1.46V
- ◆ Low gate charge: Q_G = 25.7nC
- ◆ Threshold voltage V_{G(th)}: 4.4V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

Part Number	Package	Marking			
UF3C120150B7S	D ² PAK-7L	UF3C120150B7S			







Typical applications

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	17	Α
	I _D	T _C = 100°C	12.5 38	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	38	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2A	30	mJ
Power dissipation	P _{tot}	T _C = 25°C	136	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 3	245	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	mbol Test Conditions		Units		
	Symbol	rest Conditions	Min Typ Max			
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.85	1.1	°C/W

Datasheet: UF3C120150B7S Rev. B, May 2023 2













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units			
	Symbol		Min	Тур	Max	Units	
Drain-source breakdown voltage	BV_{DS}	V_{GS} =0V, I_D =1mA	1200			V	
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		2	50		
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		17		μΑ	
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		4	±20	μΑ	
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =5A, T _J =25°C		150	180		
		V _{GS} =12V, I _D =5A, T _J =125°C		250		mΩ	
		V _{GS} =12V, I _D =5A, T _J =175°C		330	330		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	3.5	4.4	5.5	V	
Gate resistance	R_{G}	f=1MHz, open drain		4.6		Ω	

Typical Performance - Reverse Diode

Parameter	Symbol	Symbol Test Conditions Min		Unite		
	Symbol		Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			17	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			38	Α
Forward voltage	V_{FSD}	V _{GS} =0V, I _S =5A, T _J =25°C		1.46	2	V
	- 130	V _{GS} =0V, I _S =5A, T _J =175°C		2		
Reverse recovery charge	Q _{rr}	V_R =800V, I_S =13A, V_{GS} =-5V, R_{G_EXT} =22 Ω		67		nC
Reverse recovery time	t _{rr}	di/dt=1700A/μs, T _J =25°C		24		ns
Reverse recovery charge	Q_{rr}	V_R =800V, I_S =13A, V_{GS} =-5V, R_{G_EXT} =22 Ω		64		nC
Reverse recovery time	t _{rr}	di/dt=1700A/μs, Τ _J =150°C		24		ns

Datasheet: UF3C120150B7S Rev. B, May 2023 3













Typical Performance - Dynamic

Parameter	Symbol	Test Conditions Value			Units	
	Зуппоп	Test Conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V		738		
Output capacitance	C _{oss}	f=100kHz		58		pF
Reverse transfer capacitance	C_{rss}	1-100KHZ		1.8		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 800V, V_{GS} =0V		34		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		68		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		10.8		μЈ
Total gate charge	Q_G	\/ -900\/ -124		25.7		
Gate-drain charge	Q_{GD}	$V_{DS} = 800V, I_D = 13A,$ $V_{GS} = -5V \text{ to } 12V$		6		nC
Gate-source charge	Q_{GS}			10		
Turn-on delay time	t _{d(on)}	V_{DS} =800V, I_D =13A, Gate Driver =-5V to +12V, Turn-on $R_{G,EXT}$ =8.5 Ω , Turn-off $R_{G,EXT}$ =20 Ω Inductive Load,		32		- - ns
Rise time	t _r			6		
Turn-off delay time	t _{d(off)}			32		
Fall time	t _f			8		
Turn-on energy	E _{ON}	FWD: same device with		208		
Turn-off energy	E _{OFF}	V_{GS} =-5V, R_{G} =20 Ω ,		28		μЈ
Total switching energy	E _{TOTAL}	T _J =25°C		236		
Turn-on delay time	t _{d(on)}	V _{DS} =800V, I _D =13A, Gate		32		
Rise time	t _r	Driver =-5V to +12V,		5		
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =8.5 Ω , Turn-off $R_{G,EXT}$ =20 Ω Inductive Load,		32		ns
Fall time	t _f			7		
Turn-on energy	E _{ON}	FWD: same device with		201		
Turn-off energy	E _{OFF}	V_{GS} =-5V, R_G =20 Ω , T_J =150°C		23		μЈ
Total switching energy	E _{TOTAL}			224		















Typical Performance Diagrams



40 30 Drain Current, I_D (A) 20 Vgs = 15V Vgs = 7V Vgs = 6.5V10 Vgs = 6V - Vgs = 5.5V 0 0 1 2 10 5 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 5A




















Tj = -55°C Tj = 25°C Tj = 175°C Drain Current, I_D (A) Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at $V_{DS} = 5V$



Gate-Source Voltage, V_{GS}(V) -5 Gate Charge, Q_G (nC)

Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_D = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 13A



















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C

0 • Vgs = - 5V -2 Vgs = 0V **-** Vgs = 5V Drain Current, I_D (A) -4 Vgs = 8V -6 -8 -10 -12 -14 -2 -1 0 Drain-Source Voltage, V_{DS} (V)

Figure 10. 3rd quadrant characteristics at $T_J = 25$ °C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















18
16
16
12
10
8
6
4
2
-75 -50 -25 0 25 50 75 100 125 150 175
Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating



Thermal Impedance, $Z_{\theta JC}$ (°C/W) 1 D = 0.50.1 D = 0.3-D = 0.1**--** D = 0.05 0.01 ···· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 25$ °C




Figure 19. Clamped inductive switching turn-on energy vs. R_{G,EXT_ON}




Figure 20. Clamped inductive switching turn-off energy vs. R_{G,EXT_OFF}



















Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 13A

Figure 22. Reverse recovery charge Qrr vs. junction temperature

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (C_{oss}), and reverse recovery charge (C_{oss}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com