








# 750V-18m $\Omega$ SiC FET

Rev. A, October 2020

#### DATASHEET

# UJ4C075018K3S



Part Number	Package	Marking
UJ4C075018K3S	TO-247-3L	UJ4C075018K3S



#### Description

The UJ4C075018K3S is a 750V,  $18m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### Features

- On-resistance  $R_{DS(on)}$ :  $18m\Omega$  (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 102nC
- Low body diode V<sub>FSD</sub>: 1.14V
- Low gate charge: Q<sub>G</sub> = 37.8nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2

### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





#### Maximum Ratings

Parameter	Symbol	<b>Test Conditions</b>	Value	Units
Drain-source voltage	V <sub>DS</sub>		750	V
Gate-source voltage	V <sub>GS</sub>	DC	-20 to +20	V
Continuous drain current <sup>1</sup>	I	T <sub>C</sub> = 25°C	81	А
Continuous drain current	ID	T <sub>C</sub> = 100°C	60	А
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	205	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =3.6A	97.2	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	385	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by  $T_{\mbox{\tiny J,max}}$ 

2. Pulse width  $t_p$  limited by  $T_{J,max}$ 

3. Starting  $T_J = 25^{\circ}C$ 

### **Thermal Characteristics**

Deremeter	Symbol	Test Conditions		- Units		
Parameter	Symbol		Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ ext{ heta}JC}$			0.3	0.39	°C/W









# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

## **Typical Performance - Static**

Parameter	Symbol	Test Conditions		Linte		
			Min	Тур	Max	- Units
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	750			V
Total drain leakage current		V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		1.3	125	- μΑ
	I <sub>DSS</sub>	V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		20		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		4.7	±20	μA
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =25°C		18	23	
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =125°C		31		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =175°C		41		
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω

#### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		- Units		
		Test Conditions	Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	ا <sub>s</sub>	T <sub>C</sub> =25°C			81	А
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			205	А
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.14	1.46	- V
	• FSD	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35		
Reverse recovery charge	Q <sub>rr</sub>	$V_{DS}$ =400V, I <sub>S</sub> =50A, V <sub>GS</sub> =-0V, R <sub>G_EXT</sub> =50 $\Omega$		102		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1300A/μs, Τ <sub>J</sub> =25°C		25		ns
Reverse recovery charge	Q <sub>rr</sub>	V <sub>DS</sub> =400V, I <sub>S</sub> =50A, V <sub>GS</sub> =-0V, R <sub>G_EXT</sub> =50Ω		109		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1300A/µs, T_=150°C		27		ns





Learn More



Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Onits
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1422		
Output capacitance	C <sub>oss</sub>	$v_{DS} = 100 v, v_{GS} = 0 v$ = f=100kHz		217		pF
Reverse transfer capacitance	C <sub>rss</sub>	1-100KHZ		2		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		150		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		280		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		12		μJ
Total gate charge	$Q_{G}$	– V <sub>DS</sub> =400V, I <sub>D</sub> =50A, –		37.8		
Gate-drain charge	$Q_{GD}$	$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 50 \text{ A},$ - $V_{GS} = 0 \text{ V to } 15 \text{ V}$		8		nC
Gate-source charge	$Q_{GS}$	VGS 0V 10 13 V		11.8		
Turn-on delay time	t <sub>d(on)</sub>	Note 4.		13		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		56		20
Turn-off delay time	t <sub>d(off)</sub>	Gate Driver = 0V to +15V,		139		– ns
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT}$ =1Ω, Turn-off $R_{G,EXT}$ =50Ω		21		
Turn-on energy	E <sub>ON</sub>	Inductive Load,		615		
Turn-off energy	E <sub>OFF</sub>	FWD: same device with V <sub>GS</sub>		518		μJ
Total switching energy	E <sub>TOTAL</sub>	$= 0V, R_{G} = 50\Omega, T_{J} = 25^{\circ}C$		1133		
Turn-on delay time	t <sub>d(on)</sub>	– Note 4. –		13		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		62		
Turn-off delay time	$t_{d(off)}$	Gate Driver = 0V to +15V, $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega$ Inductive Load, $FWD: same device with V_{GS}$ $= 0V, R_{G} = 50\Omega, T_{J}=150^{\circ}C$		147		ns
Fall time	t <sub>f</sub>			22		
Turn-on energy	E <sub>ON</sub>			670		
Turn-off energy	E <sub>OFF</sub>			573		μJ
Total switching energy	E <sub>TOTAL</sub>			1243		

4. Measured with the half-bridge mode switching test circuit in Figure 28.









#### Typical Performance - Dynamic (continued)

Doverneter	Council I	Toot Conditions		Value		Linter
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Turn-on delay time	t <sub>d(on)</sub>	Note 5,		13		
Rise time	t <sub>r</sub>			61		
Turn-off delay time	t <sub>d(off)</sub>	$V_{DS}$ =400V, $I_D$ =50A, Gate Driver =0V to +15V,		33		ns
Fall time	t <sub>f</sub>	$R_{G,EXT} = 1\Omega$ , inductive Load,		17		
Turn-on energy including R <sub>s</sub> energy	E <sub>ON</sub>	FWD: same device with $V_{GS}$		696		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>	= 0V and $R_G = 1\Omega$ , RC snubber: $R_{S1}=10\Omega$ and		217		
Total switching energy	E <sub>TOTAL</sub>	$C_{s1}=300 \text{ pF},$		913		μJ
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>	T_=25°C		4		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			8		
Turn-on delay time	t <sub>d(on)</sub>			15		
Rise time	t <sub>r</sub>	Note 5,		64		- ns
Turn-off delay time	t <sub>d(off)</sub>	$V_{DS}$ =400V, $I_D$ =50A, Gate Driver =0V to +15V,		36		
Fall time	t <sub>f</sub>	$R_{G,EXT} = 1\Omega$ , inductive Load,		18		
Turn-on energy including R <sub>s</sub> energy	E <sub>ON</sub>	FWD: same device with $V_{GS}$		744		- μ
Turn-off energy including R <sub>s</sub> energy	E <sub>OFF</sub>	= 0V and $R_G = 1\Omega$ , RC snubber: $R_{S1}=10\Omega$ and		229		
Total switching energy	E <sub>TOTAL</sub>	$C_{s1}=300 \text{ pF},$		973		
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>	Т <sub>ј</sub> =150°С		4		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			8		
Turn-on delay time	t <sub>d(on)</sub>	Note 6,		14		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A, Gate		54		
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V,		139		ns
Fall time	t <sub>f</sub>	Turn-on $R_{G,EXT} = 1\Omega$ ,		21		
Turn-on energy	E <sub>ON</sub>	- Turn-off $R_{G,EXT}$ =50Ω - Inductive Load,		619		
Turn-off energy	E <sub>OFF</sub>	FWD: UJ3D06530TS		549		μJ
Total switching energy	E <sub>TOTAL</sub>	T_=25°C		1168		
Turn-on delay time	t <sub>d(on)</sub>	Note 6,		14		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A, Gate		59		– ns
Turn-off delay time	t <sub>d(off)</sub>	Driver =0V to +15V, Turn-on R <sub>G,EXT</sub> =1Ω,		140		
Fall time	t <sub>f</sub>			24		
Turn-on energy	E <sub>ON</sub>	$ - Turn-off R_{G,EXT}=50Ω - Inductive Load, - FWD: UJ3D06530TS - T_J=150°C $		665		
Turn-off energy	E <sub>OFF</sub>			611		μJ
Total switching energy	E <sub>TOTAL</sub>			1276		

5. Measured with the chopper mode switching test circuit in Figure 30.

6. Measured with the chopper mode switching test circuit in Figure 29.





# Typical Performance Diagrams





Figure 1. Typical output characteristics at T\_J = - 55°C, tp < 250 $\mu s$ 



Learn

More

Figure 2. Typical output characteristics at T\_J = 25°C, tp < 250 $\mu$ s




Figure 3. Typical output characteristics at T  $_{\rm J}$  = 175°C, tp < 250 $\mu s$ 




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 50A








Figure 5. Typical drain-source on-resistances at  $V_{\rm GS}$  = 12V




Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V




Figure 7. Threshold voltage vs. junction temperature at  $V_{\text{DS}}$  = 5V and  $I_{\text{D}}$  = 10mA





Figure 8. Typical gate charge at  $I_D = 50A$ 












Figure 10. 3rd quadrant characteristics at  $T_J = 25^{\circ}C$ 




Figure 11. 3rd quadrant characteristics at  $T_J = 175^{\circ}C$ 




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V








Figure 13. Typical capacitances at f = 100kHz and  $V_{\text{GS}}$  = 0V




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance







Figure 17. Safe operation area at  $T_{C}$  = 25°C, D = 0, Parameter  $t_{\rm p}$ 



Spice Models

Contact

0 0 More

Buy Online

Related

Devices

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V and  $T_J$  = 25°C




Figure 20. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 500V and  $T_J$  = 25°C







Figure 21. Clamped inductive switching turn-on energy vs.  $R_{G,\text{EXT\_ON}}$ 



Spice Models Contact

More

Buy Online

Related

Devices

Figure 22. Clamped inductive switching turn-off energy vs.  $R_{G,\text{EXT\_OFF}}$ 




Figure 23. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =400V and  $I_D$  = 50A




Figure 24. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =500V and  $I_D$  = 50A








Figure 24. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V and  $T_J$  = 25°C




Figure 25. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 500V and  $T_J$  = 25°C




Figure 26. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =400V and  $I_D$  = 50A




Figure 27. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =500V and  $I_D$  = 50A








Figure 28. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ( $R_s = 2.5\Omega$ ,  $C_s = 100$ nF) is used to reduce the power loop high frequency oscillations.




Figure 29. Schematic of the chopper mode switching test circuit. Note, a bus RC snubber ( $R_s = 2.5\Omega$ ,  $C_s=100$ nF) is used to reduce the power loop high frequency oscillations.




Figure 30. Schematic of the half-bridge mode switching test circuit with device RC snubbers ( $R_{s1}$ =10 $\Omega$ ,  $C_{s1}$  = 300pF) and a bus RC snubber ( $R_{s}$  = 2.5 $\Omega$ ,  $C_{s}$ =100nF).