VG ESD Suppression 125°C



Overview

KEMET's VG series of varistors are designed to suppress ESD events, including those specified in IEC 1000-4-2 or other standards used for Electromagnetic Compliance testing. VG varistors are typically applied to protect integrated circuits and other components at the circuit board level operating at 18 VDC or less.

The manufacturing method, design and materials of these devices result in capacitance characteristics suitable for high frequency attenuation/low-pass filter circuit functions, providing suppression and filtering in a single device.

Applications

Typical applications include the protection of components and circuits sensitive to ESD transients occurring on power supply, control and signal lines in mobile communication, computer/EDP products, medical products, hand held/portable devices, industrial equipment, including diagnostic port protection and I/O interfaces.

Suppression of ESD events as specified in IEC 1000-4-2, MILSTD 883C, method 3015.7 or AEC-Q200-002 for Electromagnetic Compliance (EMC).

Benefits

- · AEC-Q200 qualified Grade 1
- · Surface mount form factor
- Operating ambient temperature of -55°C to +125°C
- · Operating voltage range of up to 18 VDC
- Available cases sizes: 0603, 0805, 1206, 1210
- Short response time
- Characterized for inductance and capacitance
- Dimensional and weight savings on the board
- · Non-sensitive to mildly activated fluxes
- Barrier type end terminations solderable with Pb-free solders according to JEDEC J-STD-020C and IEC 60068-2-58
- Non-plastic coating guarantees improved flammability rating
- Available in tape and reel for automatic pick and place
- · RoHS 2 2011/65/EC, REACH compliant






Ordering Information

VG	0603	S	020	R	014
Series	Chip Size Code	Tolerances	Rated Peak Single Pulse Transient Current (A)	Packaging/ Termination	Maximum Continuous Working Voltage (Vrms AC)
Varistor SMD 125°C ESD Suppression Multilayer Chip	0603 = 0603 0805 = 0805 1206 = 1206 1210 = 1210	S = Special	020 = 2 Amps (First two digits represent significant figures. Third digit specifies number of zeros.)	R = Reel 180 mm/Ni Sn Barrier Terminations	014 = 14

Dimensions - Millimeters



Size Code	L	W	t _{max}
0603	1.6±0.20	0.80±0.10	0.95
0805	2.0±0.25	1.25±0.20	0.95
1206	3.2±0.30	1.60±0.20	1.20
1210	3.2±0.30	2.50±0.25	1.30

Environmental Compliance

RoHS 2 2011/65/EC, REACH



Performance Characteristics

Continuous	Units	Value
Steady State Applied Voltage		
DC Voltage Range ($V_{ m dc}$)	V	18
AC Voltage Range (V _{rms})	V	14
Transient		
Non-Repetitive Surge Current, 8/20 μs Waveform (I _{max})	A	20 - 30
Non-Repetitive Surge Energy, 10/1,000 μs Waveform (W _{max})	J	0.05 - 0.1
Operating Ambient Temperature	°C	-55 to +125
Storage Temperature Range (mounted components)	°C	-55 to +150
Threshold Voltage Temperature Coefficient	%/°C	<+0.05
Response Time	ns	< 2
Climatic Category		55/125/56

Qualifications

Reliability Parameter	Test	Tested According to	Condition to be Satisfied after Testing
AC/DC Bias Reliability	AC/DC Life Test	CECC 42200, Test 4.20 or IEC 1051-1, Test 4.20. AEC-Q200 Test 8 - 1,000 hours at UCT	δ _{vn} (1 mA) < 10%
Pulse Current Capability	I _{max} 8/20 μs	CECC 42200, Test C 2.1 or IEC 1051–1, Test 4.5. 10 pulses in the same direction at 2 pulses per minute at maximum peak current for 10 pulses	δ _{νη} (1 mA) < 10% no visible damage
Pulse Energy Capability	W _{max} 10/1,000 μs	CECC 42200, Test C 2.1 or IEC 1051–1, Test 4.5. 10 pulses in the same direction at 1 pulses every 2 minutes at maximum peak current for 10 pulses	δ _{νη} (1 mA) < 10% no visible damage
WLD Capability	WLD x 10	ISO 7637, Test pulse 5, 10 pulses at rate 1 per minute	δ _{νn} (1 mA) < 15% no visible damage
V _{jump} Capability	V _{jump} 5 minutes	Increase of supply voltage to V ≥ V _{jump} for 1 minute	δ _{νn} (1 mA) < 15% no visible damage



Qualifications cont'd

Reliability Parameter	Test	Tested According to	Condition to be Satisfied after Testing
Environmental and	Climatic Sequence	CECC 42200, Test 4.16 or IEC 1051-1, Test 4.17. a) Dry heat, 16 hours, UCT, Test Ba, IEC 68-2-2 b) Damp heat, cyclic, the first cycle: 55°C, 93% RH, 24 hours, Test Db 68-2-4 c) Cold, LCT, 2 hours Test Aa IEC 68-2-1 d) Damp heat cyclic, remaining 5 cycles: 55°C, 93% RH, 24 hour/cycle, Test Bd, IEC 68-2-30	δ _{νη} (1 mA) < 10%
Storage Reliability	Thermal Shock	CECC 42200, Test 4.12, Test Na, IEC 68-2-14, AEC-Q200 Test 16, 5 cycles UCT/LCT, 30 minutes	δ _{vn} (1 mA) < 10% no visible damage
	Steady State Damp Heat	CECC 42200, Test 4.17, Test Ca, IEC 68-2-3, AEC-Q200 Test 6, 56 days, 40°C, 93% RH. AEC-Q200 Test 7: Bias, RH, T all at 85.	δ _{νn} (1 mA) < 10%
	Storage Test	IEC 68-2-2, Test Ba, AEC-Q200 Test 3, 1,000 hours at maximum storage temperature	δ _{νη} (1 mA) < 5%
	Solderability	CECC 42200, Test 4.10.1, Test Ta IEC 68-2-20 solder bath and reflow method	Solderable at shipment and after 1 year of storage, criteria > 95% must be covered by solder for reflow meniscus
	Resistance to Soldering Heat	CECC 42200, Test 4.10.2, Test Tb, IEC 68-2-20 solder bath and reflow method	δ _{νη} (1 mA) < 5%
	Terminal Strength	JIS-C-6429, App. 1, 18 N for 60 seconds – same for AEC-Q200 Test 22	no visual damage
	Board Flex	JIS-C-6429, App. 2, 2 mm minimum AEC-Q200 test 21 - Board flex: 2 mm flex minimum	δ _{νn} (1 mA) < 2% no visible damage
Mechanical Reliability	Vibration	CECC 42200, Test 4.15, Test Fc, IEC 68-2-6, AEC-Q200 Test 14. Frequency range 10 - 55 Hz (AEC: 10 - 2,000 Hz) Amplitude 0.75 m/s² or 98 m/s² (AEC: 5 G for 20 minutes) Total duration 6 hours (3 x 2 hours) (AEC: 12 cycles each of 3 directions) Waveshape - half sine	δ _{νn} (1 mA) < 10% no visible damage
	Mechanical Shock	CECC 42200, Test 4.14, Test Ea, IEC 68-2-27, AEC-Q200 Test 13. Acceleration = 490 m/s² (AEC: MIL-STD-202-Method 213), Pulse duration = 11 ms, Waveshape - half sine; Number of shocks = 3 x 6	δ _{νη} (1 mA) < 10% no visible damage
Electrical Transient Conduction	ISO-7637-1 Pulses	AEC-Q200 Test 30: Test pulses 1 to 3. Also other pulses - freestyle.	δ _{vn} (1 mA) < 10% no visible damage



Reliability

In general, reliability is the ability of a component to perform and maintain its functions in routine circumstances, as well as hostile or unexpected circumstances. The mean life of series components is a function of:

- Factor of Applied Voltage
- Ambient temperature

Mean life is closely related to Failure rate (formula).

Mean life (ML) is the arithmetic mean (average) time to failure of a component.

Failure rate is the frequency with which an engineered system or component fails, expressed for example in failures per hour. Failure rate is usually time dependent, an intuitive corollary is that the rate changes over time versus the expected life cycle of a system.

Failure rate formula - calculation

$$\Lambda = \frac{10^9}{ML[h]} [fit]$$

FAV - Factor of Applied Voltage

$$\Lambda = \frac{Vapl}{V_{max}}$$

Vapl = applied voltage

 V_{max} = maximum operating voltage




Table 1 - Ratings & Part Number Reference

KEMET Part Number	L (mm)	W (mm)	t _{max} (mm)	V _{rms}	VDC	V _n 1 mA	V _c 8/20 μs	Ι _c 8/20 μs (A)	W _{max} 10/1000 μs (J)	P _{max} (W)	C _{typ} at 1 kHz (pF)	L _{typ} 100 mA/ns (nH)
VG0603S020R014	1.6±0.20	0.80±0.10	0.95	14	18	22 - 28	50	2	0.05	0.003	75	< 1.0
VG0805S020R014	2.0±0.25	1.25±0.20	0.95	14	18	22 - 28	50	2	0.10	0.004	100	< 1.5
VG1206S020R014	3.2±0.30	1.60±0.20	1.20	14	18	22 - 28	50	2	0.10	0.004	200	< 1.8
VG1210S020R014	3.2±0.30	2.50±0.25	1.30	14	18	22 - 28	50	2	0.10	0.004	400	< 3.5



Soldering

Popular soldering techniques used for surface mounted components are Wave and Infrared Reflow processes. Both processes can be performed with Pb-containing or Pb-free solders. The termination option available for these soldering techniques is Barrier Type End Terminations.

End Termination	Designation	Recommended and Suitable for	Component RoHS Compliant
Ni Sn Barrier Type End Termination	Ni R1	Pb-containing and Pb-free soldering	Yes

Wave Soldering – this process is generally associated with discrete components mounted on the underside of printed circuit boards, or for large top-side components with bottom-side mounting tabs to be attached, such as the frames of transformers, relays, connectors, etc. SMD varistors to be wave soldered are first glued to the circuit board, usually with an epoxy adhesive. When all components on the PCB have been positioned and an appropriate time is allowed for adhesive curing, the completed assembly is then placed on a conveyor and run through a single, double wave process.


Infrared Reflow Soldering – these reflow processes are typically associated with top-side component placement. This technique utilizes a mixture of adhesive and solder compounds (and sometimes fluxes) that are blended into a paste. The paste is then screened onto PCB soldering pads specifically designed to accept a particular sized SMD component. The recommended solder paste wet layer thickness is 100 to 300 μm. Once the circuit board is fully populated with MD components, it is placed in a reflow environment, where the paste is heated to slightly above its eutectic temperature. When the solder paste reflows, the SMD components are attached to the solder pads.


Solder Fluxes – solder fluxes are generally applied to populated circuit boards to clean oxides forming during the heating process and to facilitate the flowing of the solder. Solder fluxes can be either a part of the solder paste compound or can be separate materials, usually fluids. Recommended fluxes are:


- · Non-activated (R) fluxes, whenever possible
- · Mildly activated (RMA) fluxes of class L3CN
- · Class ORLO

Activated (RA), water soluble or strong acidic fluxes with a chlorine content > 0.2 wt. % are NOT RECOMMENDED. The use of such fluxes could create high leakage current paths along the body of the varistor components.

When a flux is applied prior to wave soldering, it is important to completely dry any residual flux solvents prior to the soldering process.







Thermal Shock – to avoid the possibility of generating stresses in the varistor chip due to thermal shock, a preheat stage to within 100°C of the peak soldering process temperature is recommended. Additionally, SMD varistors should not be subjected to a temperature gradient greater than 4°C/second, with an ideal gradient being 2°C/second. Peak temperatures should be controlled. Wave and Reflow soldering conditions for SMD varistors with Pb-containing solders are shown in Fig. 1 and 2 respectively, while Wave and Reflow soldering conditions for SMD varistors with Pb-free solders are shown in Figures 1 and 3



Soldering cont'd

Whenever several different types of SMD components are being soldered, each having a specific soldering profile, the soldering profile with the least heat and the minimum amount of heating time is recommended. Once soldering has been completed, it is necessary to minimize the possibility of thermal shock by allowing the hot PCB to cool to less than 50°C before cleaning.

Inspection Criteria – the inspection criteria to determine acceptable solder joints, when Wave or Infrared Reflow processes are used, will depend on several key variables, principally termination material process profiles.

Pb-contining Wave and IR Reflow Soldering – typical "before" and "after" soldering results for Barrier Type End Terminations can be seen in Fig. 4. Barrier type terminated varistors form a reliable electrical contact and metallurgical bond between the end terminations and the solder pads. The bond between these two metallic surfaces is exceptionally strong and has been tested by both vertical pull and lateral (horizontal) push tests. The results exceed established industry standards for adhesion.

The solder joint appearance of a barrier type terminated varistor shows that solder forms a metallurgical junction with the thin tin-alloy (over the barrier layer), and due to its small volume "climbs" the outer surface of the terminations, the meniscus will be slightly lower. This optical appearance should be taken into consideration when programming visual inspection of the PCB after soldering.

Ni Sn Barrier Type End Terminations




Figure 4: Soldering Criterion in case of Wave and IR Reflow Pb-containing Soldering

Pb-free Wave and IR Reflow Soldering – typical "before" and "after" soldering results for Barrier Type End Terminations are given in a phenomenon knows as "mirror" or "negative" meniscus. Solder forms a metallurgical junction with the entire volume of the end termination, i.e. it diffuses from pad to end termination across the inner side, forming a "mirror" or "negative" meniscus. The height of the solder penetration can be clearly seen on the end termination and is always 30% higher than the chip height.



Soldering cont'd

Solder Test and Retained Samples – reflow soldering test based on J-STD-020D.1 and soldering test by dipping based on IEC 60068-2 for Pb-free solders are preformed on each production lot as shown in the following chart. Test results and accompanying samples are retained for a minimum of two (2) years. The solderability of a specific lot can be checked at any time within this period should a customer require this information.

Test	Resistance to Flux	Solderability	Static leaching (Simulation of Reflow Soldering)	Dynamic Leaching (Simulation of Wave Soldering)
Parameter				
Soldering method	Dipping	Dipping	Dipping	Dipping with agitation
Flux	L3CN, ORLO	L3CN, ORLO, R	L3CN, ORLO, R	L3CN, ORLO, R
Pb Solder	62 Sn/36 Pb/2 Ag			
Pb Soldering temperature (°C)	235±5	235±5	260±5	235±5
Pb-FREE Solder	Sn96/Cu0,4-0,8/3-4Ag			
Pb-FREE Soldering Temperature (°C)	250±5	250±5	280±5	250±5
Soldering Time (s)	2	210	10	> 15
Burn-in Conditions	VDC _{max} , 48 h			
Acceptance Criterion	dVn < 5%, i _{dc} must stay unchanged	> 95% of end termination must be covered by solder	> 95% of end termination must be intact and covered by solder	> 95% of end termination must be intact and covered by solder

Rework Criteria Soldering Iron – unless absolutely necessary, the use of soldering irons is NOT recommended for reworking varistor chips. If no other means of rework is available, the following criteria must be strictly followed:

• Do not allow the tip of the iron to directly contact the top of the chip


• Do not exceed the following soldering iron specifications:


Output Power: 30 Watts maximum
Temperature of Soldering Iron Tip: 280°C maximum
Soldering Time: 10 Seconds maximum

Storage Conditions – SMD varistors should be used within 1 year of shipment from factory to avoid possible soldering problems caused by oxidized terminals. The storage environment should be controlled, with humidity less than 40% and temperature between -25 and 45 °C. Varistor chips should always be stored in their original packaged unit.



Soldering Pad Configuration






Size	L (mm)	W (mm)	h (mm)	t _{max} (mm)	A (mm)	B (mm)	C (mm)	D (mm)
0603	1.6±0.20	0.80±0.10	0.5±0.25	1.0	1.0	1.0	0.6	2.6
0805	2.0±0.25	1.25±0.20	0.5±0.25	1.1	1.4	1.2	1.0	3.4
1206	3.2±0.30	1.60±0.20	0.5±0.25	1.6	1.8	1.2	2.1	4.5
1210	3.2±0.30	2.50±0.25	0.5±0.25	1.8	2.8	1.2	2.1	4.5

Packaging

	Chip Size					
Voltage	0603	0805	1206	1210		
Range (V)	Reel Size					
	180	180	180	180		
14	4,000	4,000	4,000	4,000		




Construction





Taping & Reel Specifications



Tape Size (mm)	8 mm					
rupe oize (iiiii)	0603	0805	1206	1210		
A_0	1.2	1.6	1.9	2.9		
B_0	1.9	2.4	3.75	3.7		
K ₀ Maximum	1.1	1.1	1.8	2.0		
B ₁ Maximum	4.35	4.35	4.35	4.35		
D ₁ Minimum	0.3	0.3	0.3	0.3		
E ₂ Minimum	6.25	6.25	6.25	6.25		
P ₁	4.0	4.0	4.0	4.0		
F	3.5	3.5	3.5	3.5		
W	8.0	8.0	8.0	8.0		
T ₂ Maximum	3.5	3.5	3.5	3.5		
W ₁	8.4+1.5	8.4+1.5	8.4+1.5	8.4+1.5		
W ₂ Maximum	14.4	14.4	14.4	14.4		
W ₃	7.9 - 10.9	7.9 - 10.9	7.9 - 10.9	7.9 - 10.9		
A	180	180	180	180		



Terms and Definitions

Term	Symbol	Definition
Rated AC Voltage	V _{rms}	Maximum continuous sinusoidal AC voltage (< 5% total harmonic distortion) which may be applied to the component under continuous operation conditions at 25°C
Rated DC Voltage	V _{dc}	Maximum continuous DC voltage (< 5% ripple) which may be applied to the component under continuous operating conditions at 25°C
Supply Voltage	٧	The voltage by which the system is designated and to which certain operating characteristics of the system are referred; V _{rms} = 1, 1 x V
Leakage Current	I _{dc}	The current passing through the varistor at Vdc and at 25°C or at any other specified temperature
Varistor Voltage	V _n	Voltage across the varistor measured at a given reference current In
Reference Current	I _n	Reference current = 1 mA DC
Clamping Voltage Protection Level	V _c	The peak voltage developed across the varistor under standard atmospheric conditions, when passing an 8/20 µs class current pulse
Class Current	I _c	A peak value of current which is 1/10 of the maximum peak current for 100 pulses at two per minute for the 8/20 μs pulse
Voltage Clamping Ratio	$V_{\rm c}/V_{\rm app}$	A figure of merit measure of the varistor clamping effectiveness as defined by the symbols V_c/V_{app} , where $(V_{app} = V_{rms} \text{ or } V_{dc})$
Jump Start Transient	V_{jump}	The jump start transient resulting from the temporary application of an overvoltage in excess of the rated battery voltage. The circuit power supply may be subjected to a temporary overvoltage condition due to the voltage regulation failing or it may be deliberately generated when it becomes necessary to boost start the car
Rated Single Pulse Transient Energy	W _{max}	Energy which may be dissipated for a single 10/1,000 μs pulse of a maximum rated current, with rated AC voltage or rated DC voltage also applied, without causing device failure
Load Dump Transient	WLD	Load Dump is a transient which occurs in an automotive environment. It is an exponentially decaying positive voltage which occurs in the event of a battery disconect while the alternator is still generating charging current with other loads remaining on the alternator circuit at the time of battery disconect
Rated Peak Single Pulse Transient Current	I _{max}	Maximum peak current which may be applied for a single 8/20 μs pulse, with, rated line voltage also applies, without causing device failure
Rated Transient Average Power Dissipation	Р	Maximum average power which may be dissipated due to a group of pulses occurring within a specified isolated time period, without causing device failure at 25°C
Capacitance	С	Capacitance between two terminals of the varistor measured at 1 kHz
Response Time	tr	The time lag between application of a surge and varistor's "turn-on" conduction action
Varistor Voltage Temperature Coefficient	TC	(V _n at 85°C - V _n at 25°C)/(V _n at 25°C) x 60°C) x 100
Insulation Resistance	IR	Minimum resistance between shorted terminals and varistor surface
Isolation		The maximum peak voltage which may be applied under continuous operating conditions
Voltage		between the varistor terminations and any conducting mounting surface
Operating		The range of ambient temperature for which the varistor is designed to operate continuously as
Temperature		defined by the temperature limits of its climatic category
Climatic Category	LCT/UCT/DHD	UCT = Upper Category Temperature – the maximum ambient temperature for which a varistor has been designed to operate continuously, LCT = Lower Category Temperature – the minimum ambient temperature at which a varistor has been designed to operate continuously DHD = Dump Heat Test Duration
Storage Temperature		Storage temperature range without voltage applied