VND7E040AJ

Datasheet

Double channel high-side driver with CurrentSense analog feedback for automotive applications

PowerSSO-16

Minimum cranking supply voltage (V_{CC} decreasing) \vert V_{USD} cranking 2.85 V

- AEC-Q100 qualified
	- Extreme low voltage operation for deep cold cranking applications (compliant
- with LV124, revision 2013)
- **General**

Features

- Double channel smart high-side driver with CurrentSense analog feedback
- Very low standby current
- Compatible with 3 V and 5 V CMOS outputs
- CurrentSense diagnostic functions
	- Analog feedback of load current with high precision proportional current mirror
	- Overload and short to ground (power limitation) indication
	- Thermal shutdown indication
	- OFF-state open-load detection
	- Output short to V_{CC} detection
	- Sense enable/disable
- **Protections**
	- Undervoltage shutdown
	- Overvoltage clamp
	- Load current limitation
	- Self limiting of fast thermal transients
	- Configurable latch-off on overtemperature or power limitation
	- Loss of ground and loss of V_{CC}
	- Reverse battery with external components
	- Electrostatic discharge protection

Applications

- Automotive resistive, inductive and capacitive loads
- Protected supply for ADAS systems: radars and sensors
- Automotive lamps

Description

The device is a double channel high-side driver manufactured with proprietary ST VIPower® M0-7 technology, in a PowerSSO-16 package. The device is designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, providing protection and diagnostics.

The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A FaultRST pin unlatches the output in case of fault or disables the latch-off functionality.

A multiplexed current sense pin delivers high precision proportional load current sense in addition to the detection of overload and short circuit to ground, short to V_{CC} and OFF-state open-load.

A sense enable pin allows OFF-state diagnosis to be disabled during the module lowpower mode as well as external sense resistor sharing among similar devices.

1 Block diagram and pin description

Figure 1. Block diagram

Table 1. Pin functions

Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins

1. X: do not care.

2 Electrical specification

Figure 3. Current and voltage conventions

Note: $V_{Fn} = V_{OUTn} - V_{CC}$ *during reverse battery condition.*

2.1 Absolute maximum ratings

Forcing the device to operate above absolute maximum ratings may cause permanent damage. These are stress ratings only and operation of the device at these or any other conditions outside those indicated in the operating sections of this specification is not implied. Exposure to the conditions in the table below for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

ST

2.2 Thermal data

Table 4. Thermal data

1. One channel ON

2. Device mounted on four-layer 2s2p PCB

3. Device mounted on two-layer 2s0p PCB with 2 cm² heatsink copper trace

2.3 Main electrical characteristics

7 V < V $_{\rm CC}$ < 18 V; -40 °C < T $_{\rm j}$ < 150 °C, unless otherwise specified.

All typical values refer to V_{CC} = 13 V; T_j = 25 °C, unless otherwise specified.

Table 5. Electrical characteristics during cranking

1. For each channel

2. Parameter guaranteed by design and characterization; not subject to production test

1. For each channel

2. Parameter guaranteed only at V_{CC} *= 4 V and T_j = 25 °C*

3. PowerMOS leakage included

4. Parameter specified by design; not subject to production test.

Table 7. Switching

1. See [Figure 6. Switching time and pulse skew](#page-12-0)

2. Parameter guaranteed by design and characterization; not subject to production test.

Table 8. Logic inputs

Table 9. Protections

1. Parameter guaranteed by design and characterization; not subject to production test.

Table 10. CurrentSense

1. Parameter specified by design and characterization; not subject to production test.

2. All values refer to VCC = 13 V; T^j = 25°C, unless otherwise specified.

3. Parameter granted at -40 °C < Tj< 125 °C

4. Transition delay are measured up to +/- 10% of final conditions.

Figure 4. IOUT/ISENSE versus IOUT

Figure 5. Current sense accuracy versus IOUT

ST

GAPG2609141140CFT

Table 11. Truth table

1. Refer to Table 12. CurrentSense multiplexer addressing

Table 12. CurrentSense multiplexer addressing

1. If the output channel for the selected MUX channel is latched off while the relevant input is low, the CS pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; IN0 = 0; OUT0 = L (latched); MUX channel = channel 0 diagnostic; CS = 0. Example 2: FR = 1; IN0 = 0; OUT0 = latched, VOUT0 > VOL; MUX channel = channel 0 diagnostic; CS = VSENSEH

2.4 Waveforms

Figure 9. Latch functionality - behavior in hard short-circuit condition (TAMB << TTSD)

GADG1703171451PS

Figure 10. Latch functionality - behavior in hard short-circuit condition

Figure 11. Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off)

GADG2103171742PS

ST

GADG1703171116PS

Figure 13. Standby state diagram

2.5 Electrical characteristics curves

Kyr

Figure 20. Low level logic input current

3 Protections

3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as $\Delta T_{\rm j}$ exceeds the safety level of $\Delta T_{\rm j_SD}$. According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled ($\overline{\text{FaultRST}}$ = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermomechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to T_R (FaultRST = Low) or remains off $(FaultRST = Hiah)$.

3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I_{LIMH} , by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG}, allowing the inductor energy to be dissipated without damaging the device.

4 Application information

4.1 GND protection network against reverse battery

S7

4.1.1 Diode (DGND) in the ground line

A resistor (typ. $R_{GND} = 4.7 K\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (≈600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V_{CC} pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in [Table 13. ISO 7637-2 - electrical transient](#page-24-0) [conduction along supply line](#page-24-0).

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V_{CC} and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Table 13. ISO 7637-2 - electrical transient conduction along supply line

1. US is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

2. Test pulse from ISO 7637-2:2004(E).

3. With 40 V external suppressor referred to ground (-40°C < T_j < 150 °C).

4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line both to prevent the microcontroller I/O pins from latching-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation

 $V_{CCpeak}/I_{\text{latchup}} \leq R_{\text{prot}} \leq (V_{\text{OH}\mu\text{C}} - V_{\text{IH}} - V_{\text{GND}}) / I_{\text{I}Hmax}$ Calculation example: For V_{CCpeak} = -150 V; $I_{\text{latchup}} \geq 20 \text{ mA}$; $V_{\text{OHuc}} \geq 4.5 \text{ V}$ 7.5 kΩ ≤ R_{prot} ≤ 140 kΩ. Recommended values: R_{prot} = 15 k Ω

4.4 CS - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (CS) delivering the following signals:

• Current monitor: current mirror of channel output current

These signals are routed through an analog multiplexer which is configured and controlled through SELx and SEn pins according to the address map in [Table 12. CurrentSense multiplexer addressing.](#page-14-0)

Figure 36. CurrentSense and diagnostic – block diagram

GAPGCFT00831

4.4.1 Principle of CurrentSense signal generation

Figure 37. CurrentSense block diagram

Current sense

The output is able to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to a known ratio named **K**
- Diagnostics flag in fault conditions delivering fixed voltage VSENSEH

The current delivered by the current sense circuit, I_{SENSE}, can be easily converted into a voltage V_{SENSE} by using an external sense resistor, R_{SENSE}, allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), V_{SENSE} calculation can be done using simple equations

Current provided by CS output: $I_{\text{SENSE}} = I_{\text{OUT}}/K$

Voltage on R_{SENSE} : $V_{\text{SENSE}} = R_{\text{SENSE}} \cdot I_{\text{SENSE}} = R_{\text{SENSE}} \cdot I_{\text{OUT}}/K$

Where:

V_{SENSE} is the voltage measurable on R_{SENSE} resistor

- I_{SENSE} is the current provided from CS pin in current output mode
- I_{OUT} is the current flowing through output
- K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of the overall circuitry, specifying the ratio between I_{OUT} and I_{SENSE} .

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the CS pin which is switched to a "current limited" voltage source, V_{SENSEH}.

In any case, the current sourced by the CS in this condition is limited to I_{SENSEH} .

Figure 38. Analog HSD – open-load detection in off-state

GAPG1201151432CFT

Figure 39. Open-load / short to V_{CC} condition

Table 14. CurrentSense pin levels in off-state

4.4.2 Short to VCC and OFF-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU}.

It is preferable that V_{PU} is switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

 R_{PU} must be selected in order to ensure $V_{OUT} > V_{OLmax}$ in accordance with the following equation:

Equation

 $R_{\text{PU}} < \frac{V_{\text{PU}} - 4}{I}$ $\overline{\int_{L(\text{off2}) \text{min } (Q)} 4V}$

5 Maximum demagnetization energy (Vcc = 16 V)

Figure 41. Maximum turn off current versus inductance

Note: Values are generated with RL = 0 Ω.

In case of repetitive pulses, Tjstart (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

6 Package and PCB thermal data

6.1 PowerSSO-16 thermal data

Figure 43. PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)

Figure 44. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)

GAPGCFT00322

Table 15. PCB properties

RTHjamb

Figure 46. PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)

Equation: pulse calculation formula

 Z _{THδ} = R_{TH} · δ + Z_{THtp} (1 - δ) where $\delta = t_P/T$

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 16. Thermal parameters

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of [ECOPACK](https://www.st.com/ecopack)® packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: [www.st.com.](http://www.st.com) ECOPACK® is an ST trademark.

7.1 PowerSSO-16 package information

Table 17. PowerSSO-16 mechanical data

7.2 PowerSSO-16 packing information

Figure 49. PowerSSO-16 reel 13"

TAPG2004151655CFT

Table 18. Reel dimensions

1. All dimensions are in mm.

GAPG2204151242CFT

Table 19. PowerSSO-16 carrier tape dimensions

1. All dimensions are in mm.

Figure 51. PowerSSO-16 schematic drawing of leader and trailer tape

GAPG2004151511CFT

7.3 PowerSSO-16 marking information

ST

Figure 52. PowerSSO-16 marking information

Parts marked as '&' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Revision history

Table 20. Document revision history

