## **ENT-AN1280**

User Guide

# VSC8257/VSC8258 Evaluation Board

October 2018





## Contents

1	Revision History 1	_
	1.1 Revision 1.3 1	L
	1.2 Revision 1.2	L
	1.3 Revision 1.1	L
	1.4 Revision 1.0	L
2	VSC8257/VSC8258 Evaluation Board 2	)
	2.1 References	2
3	Quick Start	}
4	Hardware Options	ł
	4.1 Power Supply Options	ŀ
	4.2 Reference Clock Options	ŀ
5	Software5	;
	5.1 USBXpress <sup>®</sup> Driver Installation5	;
	5.2 GUI Setup	;
	5.3 Main Page6	5
	5.4 Routing	,
	5.5 BIST	3
	5.6 SFP+	)
	5.7 Register List	)
	5.8 RMON	)
	5.9 KR Status 10	)
	5.10 I/O Control	L
	5.11 Clocking	L
	5.12 Command Line Interface	,
6	Usage Examples	ŀ
	6.1 Packet BIST	ŀ
	6.2 PRBS31 BER	ŀ



## **1** Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 1.3

Revision 1.3 was published in September 2018. There were no changes to the technical content.

## **1.2** Revision 1.2

Revision 1.2 was published in October 2016. The latest GUI interface was added.

## 1.3 Revision 1.1

Revision 1.1 was published in October 2015. The improved interface was added.

## 1.4 Revision 1.0

Revision 1.0 was published in June 2014. It was the first publication of this document.



## 2 VSC8257/VSC8258 Evaluation Board

Supporting 1000BASE-X, 10GBASE-R, 10GBASE-W, and other protocols, the VSC8258 is a quad serial Ethernet PHY with IEEE 1588-2008 and media access control security (MACsec) support. The VSC8257 is a quad serial Ethernet PHY with IEEE 1588-2008 support. MACsec functions are permanently disabled in a VSC8257 product.

There are four bidirectional ports (interchangeably called channel), each consisting of an Rx path (ingress) and a Tx path (egress). The Rx path receives serial data from the line side (RXIN), de-serializes it to 64-bit bus to the processing core, then serializes it back to the appropriate serial stream at the host side (RXOUT). The Tx path receives a serial stream from the host side (TXIN), de-serializes it to 64-bit bus to the processing core, then serializes it back at the line side (TXOUT).

A GUI is provided for the user to control the evaluation board from a PC using a USB cable. The GUI allows the user to configure devices, access registers, and run scripts. The GUI may be used without an evaluation board in a demonstration mode to provide an introduction to the device features.

The default configuration of the evaluation board allows the user to easily connect it to lab equipment such as a high-speed oscilloscope, bit error rate tester, or protocol analyzer (IXIA, Spirent, and so on) through SMA cables or fiber.

An external 5 V power supply is required to power to the evaluation board, shown as follows. On-board voltage regulators are used to supply the 1.0 V, 1.2 V, and 2.5 V power rails for the device.



#### Figure 1 • VSC8258 Evaluation Board

The following sections detail the evaluation board configuration and the features of the hardware and software associated with the board. While VSC8258EV is used throughout this document, the VSC8257EV will behave similarly.

### 2.1 References

The following documents provide more information on the device and evaluation board.

- VSC8258 datasheet
- VSC8258 evaluation board schematics



## 3 Quick Start

The following items are recommended for use during evaluation of the evaluation board.

- VSC8257/8258 evaluation board (included in the kit)
- USB cable (included in the kit)
- GUI installation file (available on the website)
- SR/LR SFP+ module (not included)
- Fiber patch cable (not included)
- Pattern generator or protocol tester
- Oscilloscope
- Personal computer running Windows XP or 7

The following steps allow a user to bring up the VSC8258EV, receive traffic from a tester, loop traffic internal to the device, and transmit back to the tester.

- 1. Provide 5 V power supply to the evaluation board.
- 2. Connect the USB cable to the evaluation board (J34) and to a PC.
- 3. Insert a 10G module into P1 (channel 2).
- 4. Connect the optical patch cable to the module and to the 10G tester.
- 5. Install the USB driver as described in section USBXpress<sup>®</sup> Driver Installation.
- 6. Install the GUI software as described in section GUI Setup.
- 7. Launch the GUI.
- 8. From the EVB connection window, select the matching board serial number and click Launch GUI.
- 9. The clock is pre-configured at 156.25 MHz.
- 10. On the main page, click the **10G LAN Mode** option. This will initialize the device. Due to the speed of the microcontroller and USB interface, this operation may take a minute. During initialization, the bottom status bar will indicate initialization in progress. When completed, the text will change to indicate so. Closing the GUI and re-launching without power cycling the board or pressing the reset button will retain the previously initialized mode.
- 11. After initialization, the respective line- or host-side Rx and Tx PLL status will show a green state. The 10G protocol tester should also indicate a link-up condition. Because there is no valid data present at the XAUI receiver, end-to-end traffic will not flow.
- 12. On the Routing tab, enable Loopback L3 for channel 0 (R)XAUI Rx. The 10G tester should now see valid packets at its receiver.



## 4 Hardware Options

The following sections describe the hardware options.

## 4.1 **Power Supply Options**

The evaluation board can also be powered by an external 5 V power supply. Use a pair of banana cables to connect a bench-style power supply capable of 4 A at 5 V to the board. Connect 5 V to J45 and GND to J46.

## 4.2 Reference Clock Options

The evaluation board is preconfigured with a clock frequency of 156.25 MHz.



## 5 Software

Although the device's internal registers can be accessed through three different interfaces—MDIO, twowire serial, or SPI—the software makes use of the SPI port. On the evaluation board, a F340 microcontroller acts as the SPI master that controls the PHY. The PC communicates with the microcontroller through a USB connection.

## 5.1 USBXpress<sup>®</sup> Driver Installation

First, the USBXpress development kit needs to be downloaded from the Silicon Labs website. Follow the installation directions after downloading the development kit.

Once the USBXpress driver is installed, connect the USB cable to the evaluation board and the PC. In order to double check that the USBXpress driver is installed and recognizing the evaluation board, go to the Control Panel, and click on **System** > **Hardware** > **Device Manager**. Inspect the Universal Serial Bus controllers listed to see if "USBXpress Device" appears. The following image shows that the PC has recognized a connected USBXpress device.

nem Properties	j Device Manager	
System Restore Automatic Updates Remote	File Action View Help	
General Computer Name Hardware Advanced		
Device Manager         Image: The Device Manager lists all the hardware devices installed drivers installed drivers of any device.         Device Manager         Driver         Driver Signing lets you make sure that installed drivers are compatible with Windows Update lets you set up how Windows connects to Windows Update lets you set up how Windows connects to Windows Update         Hardware Profiles         Mardware profiles provide a way for you to set up and store different hardware configurations.         Hardware Profiles         Mardware Profiles	Herricht adapters     Yote (CDM & LPT)     Yot	

#### Figure 2 • USBXpress in PC's Device Manager

## 5.2 GUI Setup

Run the setup file to install the GUI. Once installed, the user should launch the GUI, which will bring up the initial window shown in the following image.

#### Figure 3 • Evaluation Board Selection Window

lease	select a	board	to conne	ct to.
Sele	ect EVB	vsc82	58_201	•
	F340 P	resent		
	VSC82	58 Pres	ent	
	ł	Launch (	a <b>u</b> l	
	Scan	For USB	Devices	
-			5.4	-



The GUI will detect the serial number of the connected evaluation board(s). If there are multiple boards connected on the same PC, click on the drop down menu, and select the desired evaluation board serial number. The two status lights will turn green when the F340 microcontroller is detected and the appropriate device is present. Click **Launch GUI**.

If the device indicator (for example, "VSC8258 Present") does not turn green, check the voltage rails with a multimeter to ensure the VDD rails reached the proper levels, thus ruling out current limiting as the cause. Also, check the SiUSBXp.dll file in the same directory as the MalibuGUI.exe resides to ensure the version of it matches to the version of the USBExpress driver installed. In the same directory, one can file SiUSBXp\_old33, SiUSBXp\_new4000, SiUSBXp\_new4040\_32bit dll files. Determine which one of the three files match to the version of the installed USBExpress driver, and then rename that file to be SiUSBxp.dll.

## 5.3 Main Page

The following image shows the GUI main page.





The serial number of the evaluation board appears on the left corner of the page along with the silicon revision, communication protocol used, and the port address. SPI is the communication protocol used and Channel 0's default port address is 00.

The Mode Initialization box allows the user to initialize the 10G LAN mode. During device initialization, which may take upwards of 4 minutes due to the microcontroller limitations, the "INITIALIZING" message will appear in the lower corner of the window. When completed, a message dialogue box will pop up.

When the communication is successfully established, it should say "CONNECTED" at the bottom left corner of the main page.

The dashboard on the left contains the Status and BER tabs.

The Status box shows the Host and line side PLL status per channel for the receiver and transmit sides. The LED illuminates green when the appropriate PLL is activated.

The following image shows the PRBS31 pattern generator and checker.



#### Figure 5 • GUI Main Page—PRBS31

stem	Board D	evice Help								
aude	BER		Main	Routing BIST	SFP+ Register	RMON   KR Status   1/0 Core	d Ocking PTP 15	88		
010	Hud	1 Mar	Π.	Instante Marcos		the second second second		224		
Sync	00.00.00	00.00.00		Eval Board SN	VSC8257_217	Silicon Revision: A	Communic	ation Method SPI .	Port Address	00
DER				Mode Initializat	tion					
For I				2 103 LAN						
	Start Chik	Stat Chic								
	Stat Gen	Stat Gen			*****	AN ADDRESSED		addd i i		3
Ch1	Host	Line		12122		ter annennennen	11 cher 115			1
and	00.00.00	00.00.00			diamo	-		- Th		
ER			5		- <b>S</b>			S	1,000	
TOT				-	Harrow .				- a - t	2-
	Stat Ok	Stat Ok			S 1			- 😤 😤 E		TREE
	Stat Gen	Stat Gen		-	-	and the second		1		12
0.2	Host	Line		. Let	- willing	¥		No.	a adda	
Sync	00.00.00	00.00.00		-		•			103	- I
ER				nalise we	- HODITL	V			1000	ani.
art I				1	A		and the local data		10. 100	
	Start Drik	Stat Chk		10 million	13	0		ETE .	a alicenter and	new (
	Start Gan	Start Gen		è	A aller 1	. –	9			
Dh3	Host	Line		willing the		- dila - di				
iyne	00-00-00	00.00.00		1	6	68 4	ð	12-	400 - IN - IN	1
ER				THERE IN THE	and the second second		a sector	Bren I		
nor I	Contraction of the local division of the loc				60 6	6 60 4	> 12 m	100- P2		
	Statt Chik	Stat Dk				dit ndit of	Une addition	-14 V	TESSE	-
	Stat Gen	Stat Gen						123	run al ma Tara	1

Click **Start Generator** and **Start Checker** to start the BIST. This begins the synchronization and error checking on the selected channel, along with a timer. The cumulative number of bit errors and the cumulative bit error rate are displayed.

**Stop Checker** will stop the timer and polling of the error count. This will retain the last values. While enabled, the error count register polling is not interrupted when any other page/tab is viewed.

Every channel has its own generator and checker, which allows two or more channels to be started at the same time.

### 5.4 Routing

As shown, the routing page provides various options available for routing traffic between the host side and the line side. A data path diagram of the loopbacks is displayed on the top of this page.

VSC825x Evaluation System		0.0
System Board Device Help		
Statue BER	ain Routing BIST SFP+ Register RMON KR Status 1/0 Control Decking PTP 1588	
Ch0 Host Line		Overvel (0 +
Sync: 00.00.00 00.00.00		
BER		
Cours	THIN MIT HINT HINT HINT AND ANTON OF THE	Line TIGHT
Stat Dik Stat Dik	NI PCS AND MALE PCS	18
Stat Gen Stat Gen		
See: 00.00.00 00.00.00	42 <sup>13</sup> 12 12c	Ha La Ca
100 mm		
Eror management	RXDUT Helst	I I Ime som
Court Ser Die Ser Die	TX PCS A RCS MAC RCS	83 BIS
Stat Gen Stat Gen		
0.2 Host Line	Loorback	
Sync 00.00.00 00.00.00		
DER	15-14F	
Env Court	i lee Sdri Hof Ste	
Set Ok Sat Ok	00 100 10 EM	
Stat Gen Stat Gen		
Qh3 Host Line	105 - LAN	
Sync 00.00.00 00:00:00	Line Side Host Side	
BER		
Court		
Stat Chk Stat Chk		
Start Gen Start Gen		
OG LAN Initialization Completed		

#### Figure 6 • GUI Routing Page



There are seven loopbacks available. Three of the loopbacks are host-side loopbacks. These include loopback H2, loopback H3, and loopback H4. Loopback H2 is the shallow loopback located in the XAUI-PHY block before the 8b/10b endec. The deeper loopback includes loopback H3 in the PCS block right after the

64b/66b gearbox and loopback H4 at the WIS block after the framer.

The other three loopbacks are line-side loopbacks (that is, SFI in and looped back to SFI out). This includes loopback L3, loopback L2C, loopback L2, and loopback L1. Loopback L3 is the loopback at the PMA block while loopback L2 is the loopback right before the data hits the XGXS block. The deepest loopback, L1, is the loopback after the 8b/10b endec. When using loopback L1 with an external 10G tester, the entire chip is exercised with the exception of the XAUI input and output buffers.

The GUI allows the user to turn on host- and line-side loopbacks for 10G LAN and 1G LAN modes. Checking the box enables the loopback while un-checking disables it.

### 5.5 BIST

The following image shows the BIST page.



#### Figure 7 • GUI BIST Page

The BIST page is not for PRBS BIST, but for packet-based BIST. There is a packet BIST engine on each channel. The DA, SA, type, PTP time, packet length, IPG length, and the data could be configured. The CFG, configuration register, and the data path registers are also programmable. The definition of CFG register is listed in table Generator Configuration (GEN\_CFG), Address: 4xE900. The data path register is reserved for factory use. The current GUI only supports BIST sending data at PMA output and receiving data from PMA input.

On the checker side, there are counters for the good packets, CRC error, fragmentation error, and local fault.

The generator and checker can be individually enabled for each channel. The BIST on the right column is a packet bist engine. When enabled, the DUT will be sending packetized PRB31 traffic out at PMA output and receiving packetized traffic in at PMA input.

**Note:** After inputting the value to the corresponding box, make sure a return is hit, or the input value may not take effect. Also, the settings may not reflect the updated values until the user exits this page and then returns to it.



Bit	Name	Access	Description	Default
14:12	LENOFS	R/W	Decrease pktlen by lenofs	0x3
11:4	SRATE	R/W	Number of standard frames between PTP frames	0x00
2	IDLES	R/W	Generate all idles 0: Generate frames 1: Generate idles only	0x0
1	PTP_ENABLE	R/W	Generate PTP frames 0: Generate standard frames 1: Generate PTP frames	0x0
0	ENABLE	R/W	Enable packet generator 0: Generator is disabled 1: Generator is enabled <b>Note:</b> Pattern generator data cannot simultaneously be inserted in the egress and ingress data paths. Insertion of pattern generator data into the paths is controlled by 4xEA20.7 and 4xEA20.8. <b>Note:</b> There are additional restrictions in using this bit for 1G mode. Please consult the factory.	0x0

#### Table 1 • Generator Configuration (GEN\_CFG), Address: 4xE900

### 5.6 SFP+

The information of the SFP+ module registers could be read through the GPIOs of the VSC8258 that are configured as I2C master to interface with the I2C registers of the SFP+, as shown.

Host Line		Channel @
00.00.00 00.00.00		
	Device AD Device A2	
and the second se	Basic ID	Extended ID
Stat Ok Sat Ok	lo reds lidenther	Max Bt Rate
Stat Gen Stat Gen	Ext identifier	Min Bit Rate
Host Line	Connector	Vendor SN
00 00 00 00 00 00 00	Tansceiver	Data Code
	Envelop	SFF - 5472 Compliance
	Normal Bt Rate	Options
Stat O's Stat O'k	Rate Identifier	If Rate_Select fit LOS_Inverted
Stat Gen Stat Gen	Length (Burnism)	III TX_Deable III LOS
Host Line	Lendh (Sun)	11 DL Fault
00.00.00 00.00.00	Lendh (50un )	Enhanced Options
	Lendh (625ve)	III Wening/Alam III Soft PATE_SEL
	Length (Copper)	Soft TX_Deadle III Optional App Select
Sat Ok Sat Ok	Lenath (OM3)	the date to preset
Stat Gen Stat Gen	Vendor Name	Diagonatic Monitoring Type
Host Line	Vendor OUI	11 Legacy 10 Edental California
00.00.00 00.00.00	Vender PN	In Internal Californian III Indexes Deares Res
······	Vender Beviewn	an annual an annual an annual an annual an ann
	Wavelendth	Conta GEO Band
Start Ork Start Ork		und and have

#### Figure 8 • GUI SFP+ Page

## 5.7 Register List

The following image shows the register list page.



#### Figure 9 • GUI Register List Page

stern	Board Device Help			
sh.is	BER	Main Routing BIST SFR+ Register RMON KR Status Li	D Control   Docking   PTP 1693	
0-0	Host Line	Encount and a second second		7
inc.	00:00:00 00:00:00	Line PMA Line W1S Line PCS-10G Line PCS-10	Receiver Descention	0 -
FR		Host PMA Host PCS-10G Host PCS-1G FC Buffer Global	PLOCK LOOKING DOMES	
tor i		PCS_Control_1	This is a stocky bit that latches the low state. The latch-low bit is ci	eared
unt		PCS_State_1 BCS_Device_Heather_1	when the register is read	
	Start Chic Start Chic	PCS_Device_Identifier_2	0. 10GBASE-R PGS does not have block lock1: 10GBASE-R PGS block lock	has
	Start Gen Start Gen	PCS_Speed_Abity PCS_Devices in Package_1	PCS_HIGHBER(HA_RO)14	
211	Host Line	PCS_Devices_n_Package_2	This is a stocky bit that latches the high state. The latch-high bit is	
nc	90.00.00 90.00.00	PCS_Statut_2	0. 10GB4SE-R PCS has not reported a high BER	
R		PCS_Package_Identifier_1 #	1: 10GBASE-R PCS has reported a high BER	
TOY 1		Eth 10Ghose X Status	BER(HA_RO)8 BER counter. The counter saturates when the maximum value is	
int		Eth_10GBase_X_Control Eth_10GBASE_R_PCS_Statue_1	exceeded. The counter is cleared when the register is read	
	Stat Chic Stat Chic	THE DAMAGE DE ICA, She is 2	PCS_ERRORED_BLOCKS(HA_RO)0	
	Stat Gen Stat Gen	Bh_10GBASE_R_PCS_Test_Pattern_Seed_A_1	value is exceeded. The counter is cleared when the maximu	m ad
72	Host Doe	Eth 10GBASE R PCS Test Pattern Seed A 2 Ph 10GBASE R PCS Test Pattern Seed A 3		
inc	00 00 00 00 00 00 00	Bh_10GBASE_R_PCS_Test_Pattern_Seed_B_0		
		Bh 10GBASE R PCS_feet_Pattern_Seed_8_1 Bh 10GBASE R PCS_feet_Pattern_Seed_8_2		
		Bh_10GBASE_R_PCS_test_Pattern_Seed_B_3 Eth_10GBASE_B_PCS_test_pattern_control		
ount		Eth_10GBASE_R_PCS_test_pattern_counter		
	Sat Ok Sat Ok	USR_Test_0 USR_Test_1		
	Stat Gen Stat Gen	USR Test 2	Fiegader Velues	
13	Hour live	Square_Wave_Pulae_Wdtr	Device (Hex): 03	
inc	00.00.00 00.00.00	PCS_Control_3 Test_Error_Counter_0	Address (Hex): 0021	
1		Test_Brox Counter_1	Value (Hex): 00008000	
ERG		PCS_RX_SEQ_ERR_CNT		
ount		PCS_TX_BLK_ENC_ERIFLENT PCS_PCS_RX_ELK_DEC_ERR_ENT	Hood yrrad	
	Stat Ok Stat Ok	PCS_TX_CHAR_ENC_ERR_ENT *		-
	Stat Gen Stat Gen			(increasions)

The Register List page provides read and write access to device registers. They are grouped into nine tabs. To select a register, click on the name in the list. The register's description, address, read/write capability, and current value are displayed. To write to a device register, highlight the desired register, enter the hexadecimal value in the "Value (Hex)" box, and click **Write**. Clicking **Read** will read the same register, showing the register's new contents.

There is an advanced mode where, when enabled, users can jump to any device and any register offset by typing in the corresponding values without going through the specific register tab.

### 5.8 RMON

The RMON page, shown as follows, is not available in current GUI.

and an entity that and	
m Board Device Help	
us BER Main Routing BIS	48
hd Host Live	0
mc 00.00.00 00.00.00	
Start Ork Start Ork	
Start Gen Start Gen	
1 Host Line	
No 00.00.00 00.00 00	
2 A	
Start Ork Start Ork	
Start Gen Start Gen	
2 Host Line	
Ac 00.00.00 00:00 00	
Sat Ok Stat Ok	
Start Gen Start Gen	
3 Hot Line	
ne 00:00:05 00:00:00	
Stat Ok Stat Ok	
Start Gen Start Gen	
termine the second seco	

#### Figure 10 • GUI RMON Page

### 5.9 KR Status

The following image shows the pull-down menu for KR status.



E BER Mar	Routing BIST SFP+ Register R	MON KIT Status [1/O Centrol ] Co	ooking PTP 1585	
c 00:00:00 00:00:00		Line 0 🔹		Host 0
	Line 0 AN State	Negotiated Speed	Holer D AV State	Negotiated Speed
2ar Dk         3ar Dk           Set Gen         5an Gen           Hot         Line           00 00 000         00 0000           1         Set Gen           Set Ob         Set Ob           Set Gen         Set Gen           Set Gen         Set Gen           Hot         Line	ALEDIALE     TRANSMIT_DISABLE     TRANSMIT_DISABLE     ABLITY_DET     ACK_DET     COMPLETE_ACX     THAN     MLGOOD_CHECK     MLGOOD_CHECK     MLGOOD_CHECK     MLGOOD_CHECK	Kok (10)     Kok (10)	AN_ENABLE     TRANSINT_DISAILE     AIRLITY_DET     AOK_DET     OMPLETE_ACK     TRAN     AN_0000_CHICK     AI_0000     RAFE_DET_TIG	<ul> <li>KX (10)</li> <li>KX4 (100)</li> <li>KX7 (100)</li> <li>KX7 (100)</li> <li>KX7 (100)</li> <li>CR4 (400)</li> <li>CR4 (400)</li> <li>CR4 (1000)</li> </ul>
c 00.00.00 00.000 g Start Ok Start Ok Start Gen Start Gen 3 Hot Lone 00.000 00 00000	RATE_DET_XG     RATE_DET_XG     NK_STAT_CHECK     PARLL_DET_FAULT     WAT_ROM     NXTPG_WAT	Per Curror 0 C-1 0 Main Curror 0 C0 Post Curror 0 C+1 0	RATE_DET_NG     RATE_DET_NG     RATE_DET_NG     UNK_STAT_CHECK     PARLL_DET_FAULT     WATL_ROM     NOTPG_WAIT	Pre Cursor C.1 Man Cursor D Post Cursor C + 1
Stat Ork Stat Ork	AN Rest	le Config KR	AN Restart	Config KR

Figure 11 • GUI KR Status Page

When the line side is connected to a link partner through a backplane, the KR mode could be enabled by clicking on **config KR** first and then **KR enable**. The user will see the green light move and it should eventually reside at AN\_GOOD state and indicate KR (10G) is negotiated. The values of the resulted C-1, C0, and C+1 will also be updated at the Tx Tap Values box.

## 5.10 I/O Control

The following image shows the I/O control page.

ecn	Man Fout	9 B	ST SPP+ He	igister   RMON	KHIS	Catura DO Como	Clocking   P1	P-1588	ł.			
Host Une 00:00:00 00:00:00	chę.			Chit			012			013		
	Line 3-Ta	p KRI I	anner.	Line 3.1	ap KR	Driver	Line 3-1	ap KR	Driver	Line 3.1	ap KJL	Dever
	gm1	99	cp1	(2%)	49	cp1	Q#1	49	op 1	cm1	¢Q.	cp1
SatOk SatOk		â.	1		fiir.	· ·		â	1	<u> </u>	÷.	
Sat Gen Sat Gen												
Line Time	1.10		÷.	1.16		in	1.0		10	- B		14
00.00.00 00.00.00			1	1.1		100			1.00			100
		-	÷	1.1	-			-		-	-	
001 001	ņ.	31	0	ø	31	0	0	31	5	¢	31	0
Stat Ork Stat Ork			D. Lunn		-	Dute DAC		-	Defender			F. 4. 040
start Gen Start Gen	100	ing.rs	PARTOR LINE		anger.	THE REAL		anyo	e na lo piec	100	ungu	Line for the
Hot Live	Hur STr	n KR I	-	How 3.1	an KR	Druw	How 3.1	Tan KR	Down	How 3.1	an KR	Driver
50.00.00 00.00.00	gm1	10	co1	ćm1	c0	co1	(m)	c0	cp1	on1	c0.	cp1
			(A)	14			100		A	14		14
		98			28			13			02	
Sat Ok Sat Ok												
Start Gen Start Gen	6		E.	10		151			CB	10		C3 -
Host Line												
00.00.00 00.00.00												
	1.1	*			*	-					*	
	0	31	0	0	31	0	0	31	0	0	31	0
Stat Ok Stat Ok	E Co	nigin	Par for DAC	0.0	inghe	Refor DAC	0.0	ngh	Fix for DAC	TIC	ortan	Refor DAC
Date Care 1 Date Care												

Figure 12 • GUI I/O Control Page

On this page, the user can adjust the pre-cursor, main cursor, and post-cursor of the transmitter of each lane. On the receiver side, the default mode is for SR/LR/ER. To have the mode support DAC, the user can enable it by clicking on **Configure for Rx DAC**. The summation of the Cm1, C0, and Cp1 must not exceed 31 and the user has to maintain this restriction.

## 5.11 Clocking

The following image shows the clocking page.



#### Figure 13 • GUI Clocking Page



In this page, there are actually two main categories: the source for the output clocks and the source for the lane sync feature.

For the output clocks, CKOUTn, the user can first enable that output and then select if the output clock frequency should be divided by 1 or by 2. When it is divided by 2, the result is a 161 MHz clock output derived from the selected source. When it is divided by 1, then the frequency will be 322 MHz. The selection of the clock source include the host/line side CMU divided down clock or the host/line-side recovered clock from data.

For the lane sync feature, the user can select the Tx clock of each channel (line or host) to be lane synced (locked) to the local reference clock or the Rx clock of the same channel or the Rx clock from other channels.

**Note:** When cross-connect is enabled, the Tx clocks of all host channels must be lane synced to the local reference clock.

### 5.12 Command Line Interface

Clicking on **Board** > **Vitesse CLI** from the toolbar opens the command line interface (CLI) window. From here, users can load initialization files or other scripts. When the **Load Macro** button is clicked, another window will appear allowing the user to select the script.

The following example describes WS\_P03\_81\_ae\_00\_00\_02\_00 where WS is SPI command:

PO3 is the port of the F340 processor used for the SPI Bit 55 = 1 is write and = 0 is read Bit 54:53 is the port/channel number: it is port 0 Bit 52:48 is device number: it is 0x1 Bit 47:32 is the register address: it is 0xAE00 Bit 31:0 is the value for the register: it is 0x00000200



The following images show the command line interface.

VSC825x Evaluation System System Board Device Help Status CU Main Routing BIST SFP+ Register RMON KR Status I/O Control Clocking PTP 1588 \$5338 Chū 00 00 00 Eval Board SN: VSC8257\_217 Silicon Revision: A Communication Method SPI 

Port Address: 00 00.00.00 Sync BER Mode Initializ Error 100 LAN Start Chik Start Chik \*\*\*\*\* Start Gen | Start Gen | 84.1 200 C terrererererer annenningenere 01 Host Host Line 00:00:00 00:00:00 Sync DR 1 ie üle BER Ето lat Oik Start Chik Start Gen Start Gen Ch2 fost Line 00.00.00 00.00.00 . 0 ..... Start Chik Start Chik 0 C Start Gen Start Gen Ch3 Line 00:00:00 00.00.00 RER VITESSE Start Chk Start Chic 104 Start Gen Start Gen ted: VSC8257 Evaluation Board

#### Figure 14 • Command Line Interface I

#### Figure 15 • Command Line Interface II





## 6 Usage Examples

The following sections describe usage examples.

## 6.1 Packet BIST

Go to the BIST page. Check the **Enable** box above Tx Packets sent to display the Tx packet sent. Then, check the **Enable** box under the BER to enable the packet BIST checker. The count of valid packets will be seen in the box for Good CRC and there are also counters for Bad CRC, Fragmentation, and Local Fault. The configuration registers might not get updated until the user leaves and then returns to this page.

## 6.2 PRBS31 BER

The PRBS31 BER resides on the BER page on the right column of the GUI display.

- 1. On the BER page click **Start Generator** and **Start Checker** to exercise the PRBS31 BER. Starting the checker will start the timer and show the current error count and bit error rate. The value of Error Count and BER is continuous and updated once every second. Click **Stop Checker** to stop the timer. The display will retain the last error count and BER.
- 2. Clicking **Start Checker** again will clear the error counts and restart the polling and calculation.
- 3. The 1-second polling will continue even if the user moves to other pages or tabs.