

# WIZ810MJ Datasheet

(Ver. 1.3)



©2013 WIZnet Co., Ltd. All Rights Reserved.  
For more information, visit our website at [www.wiznet.co.kr](http://www.wiznet.co.kr)

## Document History Information

Revision	Data	Description
Ver. 1.0	September , 2007	Release with WIZ810MJ Launching
Ver. 1.1	February, 2008	Hardware revision(ver.1.1). Modified the SPI_EN signal description (P.8) Modified the Schematic & Partlist : R10 is mounted as SPI_EN pull-down resistor. (P.15~16)
Ver. 1.2	January, 2009	Added temperature specification
Ver. 1.3	January, 2013	Hardware revision(ver.1.2) Changed operation temperature range(P.5) Changed Partlist and schematic

## WIZnet's Online Technical Support

If you have something to ask about WIZnet Products, Write down your question on Q&A Board in WIZnet website ([www.wiznet.co.kr](http://www.wiznet.co.kr)). WIZnet Engineer will give an answer as soon as possible.

## Table of Contents

1.	Introduction .....	5
1.1.	Features .....	5
1.2.	Block Diagram .....	5
2.	Pin Assignments & descriptions .....	6
2.1.	Pin Assignments .....	6
2.2.	Power & Ground .....	6
2.3.	MCU Interfaces.....	7
2.4.	Network status & LEDs .....	8
2.5.	Miscellaneous Signals .....	8
3.	Timing Diagrams .....	9
3.1.	Reset Timing .....	9
3.2.	Register/Memory READ Timing .....	10
3.3.	Register/Memory WRITE Timing .....	11
3.4.	SPI Timing.....	12
4.	Dimensions.....	13
5.	Connector Specification .....	14
6.	Schematic .....	15
7.	Partlists .....	16

# 1. Introduction

WIZ810MJ is the network module that includes W5100 (TCP/IP hardwired chip, include PHY), MAG-JACK (RJ45 with X'FMR) with other glue logics. It can be used as a component and no effort is required to interface W5100 and Transformer. The WIZ810MJ is an ideal option for users who want to develop their Internet enabling systems rapidly.

**For the detailed information on implementation of Hardware TCP/IP, refer to the W5100 Datasheet.**

WIZ810MJ consists of W5100 and MAG-JACK.

- TCP/IP, MAC protocol layer: W5100
- Physical layer: Included in W5100
- Connector: MAG-JACK(RJ45 with Transformer)

5

## 1.1. Features


- Supports 10/100 Base TX
- Supports half/full duplex operation
- Supports auto-negotiation and auto crossover detection
- IEEE 802.3/802.3u Complaints
- Operates 3.3V with 5V I/O signal tolerance
- Supports network status indicator LEDs
- Includes Hardware Internet protocols: TCP, IP Ver.4, UDP, ICMP, ARP, PPPoE, IGMP
- Includes Hardware Ethernet protocols: DLC, MAC
- Supports 4 independent connections simultaneously
- Supports MCU bus Interface and SPI Interface
- Supports Direct/Indirect mode bus access
- Supports Socket API for easy application programming
- Interfaces with Two 2.0mm pitch 2 \* 14 header pin
- Temperature :

[PCB rev1.0] : 0 ~ 70°C (Operation), -40 ~ 85°C (Storage)

[PCB rev1.1] : 0 ~ 70°C (Operation), -40 ~ 85°C (Storage)


[PCB rev1.2] : -40 ~ 85°C (Operation), -40 ~ 85°C (Storage)

## 1.2. Block Diagram




## 2. Pin Assignments & descriptions

### 2.1. Pin Assignments



6



I : Input  
I/O : Bi-directional Input and output

O : Output  
P : Power

### 2.2. Power & Ground

Symbol	Type	Pin No.	Description
VCC	P	JP1:1 , JP2:24	Power : 3.3 V power supply
GND	P	JP1:8, JP1:13, JP1:24, JP2:1, JP2:4, JP2:7 JP2:13, JP2:14, JP2:23	Ground

## 2.3. MCU Interfaces

Symbol	Type	Pin No.	Description
A14_SCLK	I	JP1:7	<b>ADDRESS PIN OR SCLK(Serial Clock)</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI Clock signal Pin.
A13_/SCS	I	JP1:10	<b>ADDRESS PIN or /SCS (Slave Select) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI Slave Select signal Pin. In only SPI Mode, this pin is active low
A12_MOSI	I	JP1:9	<b>ADDRESS PIN or MOSI (Master Out Slave In) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI MOSI signal pin.
A11_MISO	I/O	JP1:12	<b>ADDRESS PIN or MISO (Master In Slave Out) *</b> This pin is used to select a register or memory. When asserting SPI_EN pin high, this pin is used to SPI MISO signal pin.
A10~A8	I	JP1:11, JP1:14 JP1:15	<b>Address</b> Used as Address[10-8] pin
A7~A0	I	JP1:16 ~ JP1:23	<b>Address</b> Used as Address[7-0] pin
D7~D0	I/O	JP2:21, JP2:22 JP2:19, JP2:20 JP2:17, JP2:18 JP2:15, JP2:16	<b>Data</b> 8 bit-wide data bus
/CS	I	JP1:5	<b>Module Select</b> : Active low. /CS of W5100
/RD	I	JP1:4	<b>Read Enable</b> : Active low. /RD of W5100
/WR	I	JP1:3	<b>Write Enable</b> : Active low /WR of W5100

<b>/INT</b>	<b>O</b>	JP1:2	<b>Interrupt</b> : Active low After reception or transmission it indicates that the W5100 requires MCU attention. By writing values to the Interrupt Status Register of W5100 the interrupt will be cleared. All interrupts can be masked by writing values to the IMR of W5100 (Interrupt Mask Register). For more details refer to the W5100 Datasheet
-------------	----------	-------	--

## 2.4. Network status & LEDs

You can observe the network status using MAG-JACK LEDs. LED interface can be extended to the LED of the main board.

Symbol	Type	Pin No.	Description
<b>COL_LED</b>	<b>O</b>	JP2:6	<b>Collision LED</b> : Active low when collisions occur.
<b>TX_LED</b>	<b>O</b>	JP2:8	<b>Transmit activity LED</b> : Active low indicates the presence of transmitting activity.
<b>RX_LED</b>	<b>O</b>	JP2:10	<b>Receive activity LED</b> : Active low indicates the presence of receiving activity.
<b>FDX_LED</b>	<b>O</b>	JP2:11	<b>Full Duplex LED</b> : Active low when in full duplex operation. Active high when in half duplex operation.
<b>LINK_LED</b>	<b>O</b>	JP2:12	<b>Link LED</b> : Active low in link state indicates a good status for 10/100M. It is always ON when the link is OK and <b>it flashes while in a TX or RX state.</b>

## 2.5. Miscellaneous Signals

Symbol	Type	Pin No.	Description
<b>/RESET</b>	<b>I</b>	JP2:2	<b>Reset</b> : This pin is active low input to initialize or re-initialize W5100. By asserting this pin low for at least 2us, all internal registers will be re-initialized to their default states.
<b>SPI_EN</b>	<b>I</b>	JP2:9	<b>SPI Enable</b> : This pin selects Enable/Disable W5100 SPI Mode. Low = SPI Mode Disable High = SPI Mode Enable <b>A pull-down resistor(R10) sets to the default of SPI Mode Disable.</b> H/W ver.1.0 : R10 is not mounted H/W ver.1.1 : R10 is mounted
<b>NC</b>	-	JP1 : 6, 25, 26, 27, 28 JP2 : 3, 5, 25, 26, 27, 28	Not Connect




### 3. Timing Diagrams

WIZ810MJ provides following interfaces of W5100.


- Direct/Indirect mode bus access
- SPI access

#### 3.1. Reset Timing




Description		Min	Max
1	Reset Cycle Time	2 us	-
2	/RESET to internal PLOCK	-	10 ms

### 3.2. Register/Memory READ Timing




Description		Min	Max
1	Read Cycle Time	80 ns	-
2	Valid Address to /CS low time	8 ns	-
3	/CS low to /RD low time	-	1 ns
4	/RD high to /CS high time	-	1 ns
5	/RD low to Valid Data Output time	-	80 ns
6	/RD high to Data High-Z Output time	-	1 ns

### 3.3. Register/Memory WRITE Timing






Description		Min	Max
1	Write Cycle Time	70 ns	-
2	Valid Address to /CS low time	7 ns	-
3	/CS low to /WR high time	70 ns	-
4	/CS low to /WR low time	-	1 ns
5	/WR high to /CS high time	-	1 ns
6	/WR low to Valid Data time	-	14 ns

### 3.4. SPI Timing



Description	Mode	Min	Max
1 /SS low to SCLK	Slave	21 ns	-
2 Input setup time	Slave	7 ns	-
3 Input hold time	Slave	28 ns	-
4 Output setup time	Slave	7 ns	14 ns
5 Output hold time	Slave	21 ns	-
6 SCLK time	Slave	70 ns	


## 4. Dimensions




Symbols	Dimensions (mm)
A	48.0
B	3.5
C	25.0
D	22.4
E	18.4
F	1.0
G	2.0
H	2.0
I	16.0
J	13.5

## 5. Connector Specification

UNIT:mm



# 6. Schematic



File	WIZ810MJ
Size	Document Number
Rev	B <DOC>
Date	Friday, January 26, 2013 Sheet 1 of 1