



### <span id="page-0-0"></span>**General description**

WLC1515 is a highly integrated, Qi 1.3.x certifiable wireless power transmitter with an integrated buckboost controller. WLC1515 is ideal for up to 15-W charging applications.

WLC1515 has integrated gate drivers for the BuckBoost and inverter power supplies that are necessary for wireless transmitter applications. WLC1515 supports a wide input voltage range and offers many programmable features for creating distinct wireless transmitter solutions.

WLC1515 is a highly programmable wireless power transmitter solution with an on-chip 32-bit Arm® Cortex®-M0 processor, 128KB flash, 16KB RAM, and 32KB ROM. It also includes various analog and digital peripherals such as ADC, PWMs, and timers. The inclusion of a fully programmable MCU with analog and digital peripherals enables scalable multi-coil wireless charging solutions for free positioning transmitter designs.

### <span id="page-0-1"></span>**Potential applications**

- Wireless charging pads for extended power profile (EPP) (15W) and basic power profile (BPP) (5W)
- Portable accessories
- In-cabin wireless charging application
- Automotive wireless charger

### <span id="page-0-2"></span>**Features**

- Qi v1.3.x extended power profile (EPP) and basic power profile (BPP) transmitter (MP-A13 and similar)
- Free positioning
	- Multiple coils (single coil, double coils, and three coils)
- AEC-Q100 qualified
- Integrated buckboost controller for VBRIDGE (VBRG)
- Integrated gate drivers for buckboost converter and inverter
- Integrated Q factor detection
- Integrated FSK modulator
- Integrated ASK decoder
- Integrated FOD by power loss, Qfactor, and resonance frequency
- Wide input voltage range: 4.5V-24V
- Communication ports:  $I^2C$ , UART, SPI, and LIN
- **Protection**
	- Overcurrent protection (OCP), overvoltage protection (OVP)
	- Supports over-temperature protection through integrated ADC circuit and internal temperature sensor
- **Temperature range**
	- Supports automotive ambient temperature range (–40°C to +105°C) with 125°C operating junction temperature
- **Package**
	- 68-pin QFN, wettable flank, AEC-Q100



Functional block diagram

### <span id="page-1-0"></span>**Functional block diagram**



### <span id="page-1-1"></span>**Logic block diagram**



### **Note**



Table of contents

### <span id="page-2-0"></span>**Table of contents**





Table of contents





Application diagram for 15W automotive transmitter solution with MP-A13 Tx coil

### <span id="page-4-0"></span>**1 Application diagram for 15W automotive transmitter solution with MP-A13 Tx coil**

**[Figure 1](#page-4-1)** illustrates a typical application of WLC1515 for 15W, Qi v1.3.x certifiable transmitter for fixed frequency and voltage control-based MP-A13 Qi transmitter coil. The input power to the system is through an input connector, powering the buckboost converter. The buckboost converter powers the full bridge inverter which in turn drives the transmitter coil. The WLC1515 controls the inverter bridge voltage (VBRG) using the buckboost converter to regulate the power flow to the transmitter coil powering the receiver. The WLC1515 gives control signal to connect one coil to resonant circuits at a time. The WLC1515 provides two dedicated output pin LED0, and LED1 to indicate the status of the Wireless power transmitter. The WLC1515 provides internal device thermal management (DIE temperature) as well as external device thermal management function with an external NTC thermistor connector between TEMP\_FB\_1 and TEMP\_FB\_2 to GND as shown in **[Figure 1](#page-4-1)**. A dual opamp is used for converting the amplitude shift key (ASK) modulated power signal into binary signal. WLC1515 uses a digital logic for decoding the binary signals. The OPTIGA™ Trust Security IC is interfaced over I2C/ SPI for authentication requirements per Qi v1.3.x.



<span id="page-4-1"></span>**Figure 1 Application diagram for 15W transmitter solution with MP-A13 Tx coil**



Pin information

### <span id="page-5-0"></span>**2 Pin information**

**Table 1 WLC1515 pinouts**





Pin information

#### **Table 1 WLC1515 pinouts** *(continued)*



┱



Pin information

т

#### **Table 1 WLC1515 pinouts** *(continued)*





Pin information







<span id="page-8-0"></span>**Figure 2 WLC1515 key pin mapping with buckboost and inverter power supplies**[[2](#page-8-1)]

**Note**

<span id="page-8-1"></span><sup>2.</sup> Refer **[Figure 2](#page-8-0)** for an overview of key WLC1515 pin mapping to power input, current sense and gate drivers of buckboost and inverter power supplies.



Pin information







Electrical specifications

### <span id="page-10-0"></span>**3 Electrical specifications**

### <span id="page-10-1"></span>**3.1 Absolute maximum ratings**

### <span id="page-10-2"></span>**Table 2 Absolute maximum ratings**[\[3](#page-10-3)]

Exceeding maximum ratings may shorten the useful life of the device.

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.



**Note**

<span id="page-10-3"></span><sup>3.</sup> Usage above the absolute maximum conditions listed in **[Table 2](#page-10-2)** may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150°C in compliance with JEDEC Standard JESD22-A103, high temperature storage life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Electrical specifications



### **Table 3 Pin based absolute maximum ratings**

#### **Notes**

<span id="page-11-0"></span>4. Maximum voltage cannot exceed 6 V.

<span id="page-11-1"></span>5. Maximum absolute voltage w.r.t GND must not exceed 40V.

<span id="page-11-2"></span>6. Minimum absolute voltage w.r.t GND must not be lower than -0.3V.

<span id="page-11-3"></span>7. Current limited to 1mA for -0.7V minimum specification only.



Electrical specifications





#### **Notes**

4. Maximum voltage cannot exceed 6 V.

5. Maximum absolute voltage w.r.t GND must not exceed 40V.

6. Minimum absolute voltage w.r.t GND must not be lower than -0.3V.

7. Current limited to 1mA for -0.7V minimum specification only.



Electrical specifications

### <span id="page-13-0"></span>**3.2 Device-level specifications**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.

### <span id="page-13-1"></span>**3.3 DC specifications**

### **Table 4 DC specifications (operating conditions)**



### <span id="page-13-2"></span>**3.3.1 CPU**

### **Table 5 CPU specifications**





Electrical specifications

### <span id="page-14-0"></span>**3.3.2 GPIO**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.





Electrical specifications

### **Table 6 GPIO specifications** *(continued)*





Electrical specifications

### <span id="page-16-0"></span>**3.3.3 XRES and POR**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.

### **Table 7 XRES specifications**



### <span id="page-16-1"></span>**3.4 Digital peripherals**

All specifications are valid for –40°C  $\leq$  TA $\leq$  105°C and TJ  $\leq$  125°C, except where noted. The following specifications apply to the Timer/counter/PWM peripherals in the Timer mode.

### <span id="page-16-2"></span>**3.4.1 Inverter pulse-width modulation (PWM) for GPIO pins**

### **Table 8 PWM AC specifications**





Electrical specifications

### <span id="page-17-0"></span>**3.4.2 I2C, UART, SWD interface, SPI, and LIN**

 $\begin{array}{ccc} \text{SID172} & & \text{THSO} \\ \end{array}$  THSO Previous MISO data  $\begin{array}{ccc} \text{O} & & \text{O} \\ \end{array}$ 

SID172A TSSELSCK SSEL valid to first 100

hold time



–



Electrical specifications

### <span id="page-18-0"></span>**3.4.3 Memory**



### <span id="page-18-1"></span>**3.5 System resources**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.

### <span id="page-18-2"></span>**3.5.1 Internal main oscillator clock**

### **Table 11 IMO, ILO specifications**





Electrical specifications

### <span id="page-19-0"></span>**3.5.2 ADC**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.

#### **Table 12 ADC DC specifications**



### <span id="page-19-1"></span>**3.5.3 Current sense amplifier (CSA) / ASK amplifier (ASK\_P and ASK\_N)**



**Table 13 CSA/ASK amplifier specifications**



Electrical specifications

### <span id="page-20-0"></span>**3.5.4 VIN UV/OV**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.

#### **Table 14 VIN UV/OV specifications**



### <span id="page-20-1"></span>**3.5.5 Voltage regulation - VBRG**

### **Table 15 VBRG specifications**





Electrical specifications

### <span id="page-21-0"></span>**3.5.6 NFET gate driver specifications**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.

### **Table 16 NFET gate driver specifications**



### <span id="page-21-1"></span>**3.5.7 BuckBoost PWM controller**

#### **Table 17 BuckBoost PWM controller specifications**





Electrical specifications



#### **Table 17 BuckBoost PWM controller specifications** *(continued)*

### <span id="page-22-0"></span>**3.5.8 Thermal**

All specifications are valid for  $-40^{\circ}$ C  $\leq$  TA  $\leq$  105°C and TJ  $\leq$  125°C, except where noted.

#### **Table 18 Thermal specifications**





Functional overview

### <span id="page-23-0"></span>**4 Functional overview**

### <span id="page-23-1"></span>**4.1 Wireless power transmitter**

WLC1515 supports wireless power transfer between power transmitter (TX) and power receiver (RX), based on inductive power transfer technology (IPT). The Tx runs an alternating electrical current through the Tx coil(s) to generate an alternating magnetic field in accordance with Faraday's law. This magnetic field is mutually coupled to the Rx coil inside the power receiver and is transformed back into an alternating electrical current that is rectified and stored on a Vrect capacitor bank to power the Rx load.

Before the power transfer begins, the Rx and Tx communicate with each other to establish that a valid Rx device has been placed and they negotiate the level of power to be transferred during the charging cycle. The digital communication used by Tx and Rx is in-band communication. The communication from Tx to Rx is frequency shift key (FSK) modulation and from Rx to Tx is amplitude shift key (ASK) modulation. The WLC1515 solution supports the Qi v1.3.x standard up to 15W. The WLC1515 operates in both BPP or EPP depending on the capabilities of the Rx that gets placed by the user.

WLC1515 offers a highly integrated wireless power transmitter solution with the Qi v1.3.x standard. This includes ready to use firmware stack with a robust demodulation scheme for continuous power transfer and reliable FOD to ensure safety. WLC1515 firmware stack comes with a high level of configurable options to enable differentiation by application using the configuration utility tool.

### <span id="page-23-2"></span>**4.2 WPC system control**

WLC1515 controls the wireless power system as per the Qi standard version 1.3.x. The system control covers power transfer, system monitoring, and various phases of operation under BPP or EPP receivers depending on the Rx type placed onto the Tx pad.



**Figure 4 WPC system control flow chart (negotiation, calibration and authentication are for EPP only)[[8](#page-23-3)]**

#### **Note**

<span id="page-23-3"></span><sup>8.</sup> The **[Functional overview](#page-23-0)** section only describes the Qi specification. However, IC can support wireless charging proprietary power delivery extensions Samsung FC (PPDE).



### <span id="page-24-0"></span>**4.2.1 Coil selection and object detection phase**

The Tx monitors the interface surface using low energy signals (analog ping or Q-factor) to detect objects' placement and removal. The Analog Ping energy is limited such that impedance changes above the Tx coil may be detected without powering or waking up the receiver. The WLC1515 sets the Bridge (VBRG) voltage powering the inverter to a low voltage to generate sufficient energy to measure for any interface impedance changes without transferring any power during the selection phase. The WLC1515 switches the coil for every five analog pings.

### <span id="page-24-1"></span>**4.2.2 Digital ping phase**

In this phase, the Tx sends a power signal that is sufficient to power the receiver and prompt a response. This signal is called Digital Ping and the magnitude and length of time are predefined by the WPC Tx specifications. The Digital Ping phase ends when no response is detected or the Rx responds with a signal strength packet (SSP). When the Tx receives a valid SSP, the Digital Ping is extended and the system proceeds to the Identification and Configuration phase.

### <span id="page-24-2"></span>**4.2.3 Identification and configuration phase**

In this phase, the Tx identifies whether the Rx belongs to BPP or EPP profile. Additionally, in this phase, the Tx obtains configuration information such as the maximum amount of power that the Rx may require at its output. The power transmitter uses this information to create a Power Transfer Contract.

If the receiver is a BPP type then the power transmitter enters into the power transfer phase at the completion of the ID and Config phase as shown in **[Figure 8](#page-27-1)** or with EPP receivers it proceeds to the negotiation phase if requested by the Rx.

### <span id="page-24-3"></span>**4.2.4 Negotiation**

In this phase, the EPP power receiver negotiates with the power transmitter to fine-tune the power transfer contract. For this purpose, the power receiver sends negotiation requests to the power transmitter, which the power transmitter can grant or deny.

In compliance with Q-factor FOD, the Tx will compare the Q-factor reported by the Rx with its own measurement to determine if the Q-factor of the coil is appropriate for the Rx that has been placed (EPP only). If the Tx Q-factor reading is too low it will flag a QFOD alarm and return to the selection phase.

### <span id="page-24-4"></span>**4.2.5 Calibration**

When this phase is requested, the Tx will ACK the request and commence with the EPP Rx to enable and enter the calibration phase to calibrate for transmitter power losses at two fixed receiver loads. This system's power loss information will be used by the Tx to detect the presence of foreign objects on the interface surface during the power delivery phase.

### <span id="page-24-5"></span>**4.2.6 Authentication**

Post successful calibration, Tx enters into power transfer mode limited to 5W. In this mode, Rx can request and challenge Tx for authentication. In case of successful authentication, Tx proceeds with negotiated power delivery. If authentication challenge is not successful then Tx continues to be in power transfer mode, limited to 5W. WLC1515 provides an I<sup>2</sup>C/SPI port for interfacing with OPTGA™ Trust Charge IC to enable authentication.

### <span id="page-24-6"></span>**4.2.7 Renegotiation phase**

In this phase, the EPP Rx can request to adjust the power transfer contract. This phase may be aborted prematurely without changing the power transfer contract.



### <span id="page-25-0"></span>**4.2.8 Power transfer phase**

In this phase, the Tx transfers power to the Rx and the power level is determined by the control error packets (CEP) and limited by the guaranteed power contract. Power loss FOD is also enabled and utilized to prevent excessive power loss which could result in FO heating.

- 1. CEP: These packets are used by the Tx to adjust the amount of power being sent. The CEP may be positive, negative, or 0. The Tx adjusts its operating point based on the value of the CEP. The CEP packet must be received every 1.8s (configurable) or power will be withdrawn along with other constraints that specify when a CEP may be sent by the Rx as defined in the WPC specifications.
- 2. Received power packet (RPP): The packet (8 bits for BPP and 24 bits for EPP) contains power received by receiver. The RPP is used by the Tx to determine if the power loss is safe or excessive based on the FOD thresholds contained in the FW.
- 3. End power transmit (EPT): The Rx may send an EPT packet anytime to inform Tx to withdraw/terminate the power delivery. The Tx will end the power transfer immediately if an EPT packet is received.

The Rx and Tx communicate with each other by modulating the carrier wave used to transfer power. The following sections describe the communication layer used and defined by the WPC.

### <span id="page-25-1"></span>**4.2.9 Bidirectional in-band communication interface**

The Qi standard requires bi-directional in-band communication between Tx and Rx. The communication from Tx to Rx is FSK and is implemented by the Tx alternating the carrier wave frequency. The communication from Rx to Tx is ASK and is created by modulating the load on the Rx side causing a reflection to appear on the Tx which is filtered and decoded.

### <span id="page-25-2"></span>**4.3 Communication from Tx to Rx - FSK**

The power transmitter communicates to the power receiver using frequency shift keying, in which the power transmitter modulates the operating frequency of the power signal.

In FSK, the Tx changes its operating frequency between the current operating frequency ( $f_{OP}$ ) to an alternate frequency ( $f_{MOD}$ ) in the modulated state. The difference between these two frequencies is characterized by two parameters that are determined during the initial ID and config stage of the wireless power connection:

- Polarity: This parameter determines whether the difference between f<sub>MOD</sub> and f<sub>OP</sub> is positive or negative.
- Depth: This parameter determines the magnitude of the difference between  $f_{OP}$  and  $f_{MOD}$  in Hertz (Hz).

The Tx uses a differential bi-phase encoding scheme to modulate data bits to the carrier wave. For this purpose, the Tx aligns each data bit to segments of 512 cycles of the carrier wave frequency.



**Figure 5 Example of differential bi-phase encoding - FSK**



### <span id="page-26-0"></span>**4.4 Communication from Rx to Tx - ASK**

In the ASK communication scheme, the Rx modulates the amount of power that it draws from the Tx power signal. The Tx detects this through as a modulation of the Tx current and/or voltage and uses a demodulation scheme to convert the modulated signal into a binary signal.

The Rx shall use a differential bi-phase encoding scheme to modulate data bits onto the power signal. For this purpose, the power receiver shall align each data bit to a full period  $t_{C-K}$  of an internal clock signal, such that the start of a data bit coincides with the rising edge of the clock signal. This internal clock (INTCLK) signal shall have a frequency  $fCLK = 2kHz \pm 4\%$ . tCLK is time period of the INTCLK clock.



**Figure 6 Example of differential bi-phase encoding - ASK**

When the Tx receives a modulated signal from the Rx the information is decoded and the Tx will react to the packet according to the type and the WPC specification.

### <span id="page-26-1"></span>**4.5 Demodulation**

The WLC1515 ASK demodulating and decoding scheme works by detecting voltage and current variations in the Tx coil caused by the Rx modulation signal. The voltage path for ASK uses an external band pass filter to filter the demod signal out of the carrier wave. The current sense uses the bridge current sense resistor and an integrated differential amplifier to sense the ASK variations. Both ASK sensing paths can be multiplexed to the external Opamp filter and comparator to improve communication in low signal-to-noise environments or conditions.

**[Figure 7](#page-26-3)** shows the demodulation path used for current and voltage sensing of the modulation signal for packet decoding.



<span id="page-26-3"></span>**Figure 7 WLC1515 voltage and current demodulation path for ASK**

### <span id="page-26-2"></span>**4.6 Inverter**

The WLC1515 uses the integrated buckboost controller to generate the bridge voltage used to power the full-bridge inverter that powers the Tx resonance tank to deliver power to the Rx. The inverter supports a wide input operating voltage range (3V to 22V) for power transfer. The integrated gate drivers of the WLC1515 are designed to control a full bridge or half-bridge Inverter depending on the WPC specification type and operating scenario. The inverter is capable of operating at switching frequencies between 85kHz and 600kHz but are typically limited to 110kHz to 148kHz. During the power transfer phase, the inverter responds to Rx CEP packets by adjusting the operating frequency or adjusting the bridge voltage. The power control method (variable voltage or variable frequency) is determined by the WPC specification but may be altered in order to promote better interoperability and user experience.



### <span id="page-27-0"></span>**4.7 Rx detection**

During the selection phase, the Tx will periodically poll the interface to detect impedance changes in order to quickly send a Digital Ping within 0.5s of a user placing an Rx. During this phase, the WLC1515 is able to distinguish between large ferrous objects (such as keys or coins) and regular Rx devices using Q factor, input current, or shifts in resonance frequency to attempt FOD before power transfer. In case of marginally high input current or resonance shifts, the Tx will commence to Digital Ping in order to guarantee a connection with a valid Rx is made in a timely manner. The typical sequence of operations used to scan the interface for Rx placement (or removal if an EPT is received during power transfer) is shown in **[Figure 8](#page-27-1)**.



<span id="page-27-1"></span>**Figure 8 Typical selection phase Rx detection timing diagram**



**[Figure 9](#page-27-2)** describes the process used during the selection phase for quick Rx detection and connection.

<span id="page-27-2"></span>**Figure 9 Typical selection phase flow chart for Rx detection and connection**

The Rx detection in **[Figure 9](#page-27-2)** also covers foreign object detection. The foreign object is identified by using Q factor. In case of foreign object detection, the process flow proceeds to analog ping (APNG). Further details about foreign object detection is covered in **[Foreign object detection \(FOD\)](#page-28-0)**.



Functional overview

### <span id="page-28-0"></span>**4.7.1 Foreign object detection (FOD)**

WLC1515 supports enhanced FOD as per Qi v1.3.x standard. This includes FOD based on Q factor, resonance frequency, power loss, and over temperature (if a thermistor is used).

### <span id="page-28-1"></span>**4.7.2 Q factor FOD and resonance frequency FOD**

WLC1515 offers integrated Q factor and resonance frequency measurements for QFOD pre-power delivery. The measurements are made using the internal comparators QCOMP1 and QCOMP2 and the simple external components to charge the resonance capacitor and then discharge by shorting the LC tank and observing the resulting oscillation and voltage decay. The measurement of the Q factor is performed directly before every digital ping. The number of cycle count 'N' between two coil voltages V1 and V2 and period between corresponding rising edge pulses are used for Q factor and resonance frequency measurement as shown in **[Figure 10](#page-28-4)**.



<span id="page-28-4"></span>**Figure 10 WLC1515 Q factor measurement schematic and signal**

### <span id="page-28-2"></span>**4.7.3 Power loss FOD**

WLC1515 supports power loss FOD during power transfer. The power loss FOD uses the Tx power measured at the buck output and is the product of the bridge voltage and the bridge current (current is sensed at inputs CSPO\_0 and CSNO\_0). This result for Tx power is further adjusted by tuning FOD coefficients to account for inverter losses and friendly metal losses. After computing the calibrated Tx power the result is compared against the latest RPP value sent by the Rx. If the difference between Tx\_Power\_Calibrated and RPP exceeds the Ploss threshold then an FOD event is logged. To prevent erroneous disconnects and improve user experience the WLC1515 will only disconnect the power for Ploss FOD in the event that three consecutive Ploss threshold breaches occur. The FOD coefficients and the Ploss thresholds are configurable to adapt to the system design.

### <span id="page-28-3"></span>**4.7.4 Over temperature FOD**

The WLC1515 is able to monitor interface temperature if an external NTC thermistor is connected and placed in contact with the Tx coil. This can be enabled to disconnect the Tx from the Rx in the event that the Tx coil temperature exceeds a configurable threshold.



### <span id="page-29-0"></span>**4.8 BuckBoost regulator**

The WLC1515 buckboost regulator can be configured to operate in buckboost mode, buck-only mode, or boost-only mode. While the buckboost mode requires four external switching FETs, buck-only and boost-only modes require only two FETs. The buckboost regulator powers the inverter at the input node, VBRG, to enable power transfer per Qi. The WLC1515buckboost regulator requires input and output bypass capacitors as well as four FETs and an inductor. The necessary external components and connections are shown in **[Figure 11](#page-29-1)**. The buckboost also offers current protection using a cycle-by-cycle current sense amplifier connected across resistance CSR, integrated high and low side gate drivers, and automatic PWM generation for output voltage control. The effective capacitance and inductor have been deliberately selected to optimize buckboost performance and any substitutions should be made using equivalent components as those found in the reference schematic and using hardware design guidelines.



<span id="page-29-1"></span>**Figure 11 WLC1515 typical buckboost regulator schematic for VBRG generation**



<span id="page-30-0"></span>**4.9 BuckBoost operating modes**

### <span id="page-30-1"></span>**4.9.1 BuckBoost converter**

### **4.9.1.1 BuckBoost controller operation regions**

The input-side CSA's output is compared with the output of the error amplifier to determine the pulse width of the PWM. The PWM block compares the input voltage and output voltage to determine the buck, boost, and buckboost regions. The switching time/period of the four gate drivers (HG1, LG1, HG2, LG2) depends upon the region in which the block is operating as well as the mode such as DCM or FCCM. The exact VBUS vs VBRG thresholds for transitions into and out of each region are adjustable in firmware including the hysteresis.

### **4.9.1.1.1 Buck region operation (VBUS >> VBRG)**

When the VBRG voltage is significantly higher than the required VBUS voltage, WLC1515 operates in the buck region. In this region, the boost side FETs are inactivated, with the boost control FET (connected to LG2) turned off and the boost sync FET (connected to HG2) turned on. The buck side FETs are controlled as a buck converter with synchronous rectification as shown in **[Figure 12](#page-30-2)**.



<span id="page-30-2"></span>**Figure 12 Buck operation waveforms**

### **4.9.1.2 Boost region operation (VBUS << VBRG)**

When the VBRG voltage is significantly lower than the required VBUS voltage, WLC1515 operate in the boost region. In this region, the buck side FETs are inactivated, with the sync FET turned off and the buck control FET turned on. The boost side FETs are controlled as a boost converter with synchronous rectification as shown in **[Figure 13](#page-30-3)**.



<span id="page-30-3"></span>**Figure 13 Boost operation waveforms**



### **4.9.1.3 BuckBoost region 1 operation (VBUS ~> VBRG)**

When the VBUS voltage is slightly higher than the required VBRG voltage, WLC1515 operate in the buckboost region 1. In this region, the boost side works at a fixed 20% duty cycle (programmable) while the buck side (LG1 / HG1) duty cycle is modulated to control the output voltage. All four FETs are switching every cycle in this operating region as shown in **[Figure 14](#page-31-0)**.



<span id="page-31-0"></span>**Figure 14 BuckBoost region 1 (VBUS ~> VBRG) operation waveforms**

### **4.9.1.4 BuckBoost region 2 operation (VBUS ~< VBRG)**

When the VBUS voltage is slightly lower than the required VBRG voltage, WLC1515 operate in the buckboost region 2. In this region, the buck side works at a fixed 80% duty cycle (programmable) while the boost side (LG2) duty cycle is modulated to control the output voltage. All four FETs are switching every cycle in this operating region as shown in **[Figure 15](#page-31-1)**.



<span id="page-31-1"></span>**Figure 15 BuckBoost region 2 (VBUS ~< VBRG) operation waveforms**

### **4.9.1.5 Switching frequency and spread spectrum.**

WLC1515 offers programmable switching frequency between 150 kHz and 600 kHz. The controller supports spread spectrum clocking within the operating frequency range in all operating modes. Spread spectrum is essential for charging applications to meet EMC/EMI requirements by spreading emissions caused by switching over a wide spectrum instead of a fixed frequency, thereby reducing the peak energy at any particular frequency. Both the switching frequency and the spread spectrum span are firmware programmable.



### <span id="page-32-0"></span>**4.9.2 Pulse-width modulator (PWM)**

The WLC1515 generates the control signals for the gate drivers driving the external FETs in peak current mode control. There are many programmable options for minimum/maximum pulse width, minimum/maximum period, frequency and pulse skip levels to optimize the system design. The WLC1515's buckboost primary operating mode when the buck, boost, and buck and boost is loaded by the inverter and power transfer is in progress. The WLC1515 have two firmware-selectable operating modes to optimize efficiency and reduce losses under light load conditions: PSM and FCCM.

### <span id="page-32-1"></span>**4.9.3 Pulse skipping mode (PSM)**

In pulse-skipping mode, the controller reduces the total number of switching pulses without reducing the active switching frequency by working in "bursts" of normal nominal-frequency switching interspersed with intervals without switching. The output voltage thus increases during a switching burst and decreases during a quiet interval. This mode results in minimal losses at the cost of higher output voltage ripple. When in this mode, the WLC1515 monitors the voltage across the buck or boost sync FET to detect when the inductor current reaches zero; when this occurs, the WLC1515 devices switch off the buck or boost sync FET to prevent reverse current flow from the output capacitors (i.e. diode emulation mode). Several parameters of this mode are programmable through firmware, allowing the user to strike their own balance between light load efficiency and output ripple.

### <span id="page-32-2"></span>**4.9.4 Forced-continuous-conduction mode (FCCM)**

In forced-continuous-conduction mode (FCCM), the nominal switching frequency is maintained at all times, with the inductor current going below zero (i.e. "backwards" or from the output to the input) for a portion of the switching cycle as necessary to maintain the output voltage and current. This keeps the output voltage ripple to a minimum at the cost of light-load efficiency.

### <span id="page-32-3"></span>**4.9.5 Overvoltage protection (OVP)**

The WLC1515 offers two types of overvoltage protections. The device monitors and limits VBUS and VBRG. In case of a VBUS overvoltage event detected, WLC1515 can be configured to shut down input voltage using NFET\_CTRL\_1. In case of VBRG over voltage events, the buckboost regulator is immediately shut down. The IC can be re-enabled after a physical disconnect and reconnect. The over-voltage fault thresholds are configurable.

### <span id="page-32-4"></span>**4.9.6 Overcurrent protection (OCP)**

The WLC1515 protects the inverter from over-current and short-circuit faults by monitoring the bridge current and continuously inspecting for over-current events using the internal CSAs that check the voltage on the current sense resistor. Similar to OVP, the OCP and SCP fault thresholds and response times are configurable as well. The IC can be re-enabled after a physical disconnect and reconnect.

### <span id="page-32-5"></span>**4.9.7 MCU**

The Cortex®-M0 in WLC1515 device is a 32-bit MCU, which is optimized for low-power operation with extensive clock gating. The device utilizes an interrupt controller (the NVIC block) with 32 interrupt inputs and a wakeup interrupt controller (WIC), which can wake the processor up from Deep Sleep mode. Additionally, the WLC1515 device has 128-KB Flash and 32-KB ROM for nonvolatile storage. ROM stores libraries for device drivers such as I<sup>2</sup>C, SPI, LIN, and so on. The main wireless power firmware is stored in Flash memory to provide the flexibility to store code for all wireless power features and enable the use of configuration tables. The device may be reset anytime by toggling the XRES pin to force a full hardware and software reset.

The WLC1515 devices support external clock (EXTCLK) or INTCLK for the MCU and all internal sub-systems that require clocks. To use the internal clock, float the CLK\_IN pin. To use the optional external clock, provide a single ended clock to the CLK\_IN pin oscillating at 48MHz.

The TCPWM block of the WLC1515 device has four timers, counters, or PWM (TCPWM) generators. These timers are used by FW to run the wireless power Tx system as required by WPC. The WLC1515 device also has a watchdog timer (WDT) that can be used by FW for various timeout events.



Functional overview

### <span id="page-33-0"></span>**4.9.8 ADC**

The WLC1515 device has 8-bit SAR ADCs available for general purpose analog-to-digital conversion applications within the chip and system. The ADCs are accessed from the GPIOs or directly on power supply pins through an on-chip analog mux. See the **["Electrical specifications"](#page-10-0)** on page 11 for detailed specifications of the ADCs.

### <span id="page-33-1"></span>**4.9.9 Serial communications block (SCB)**

The WLC1515 devices have four SCB blocks that can be configured for I<sup>2</sup>C, SPI, UART, or LIN. These blocks implement full multi-master and slave I<sup>2</sup>C interfaces capable of multi-master arbitration. I<sup>2</sup>C is compatible with the standard Philips I2C specification V3.0. These blocks operate at speeds of up to 1Mbps and have flexible buffering options to reduce interrupt overhead and latency for the CPU. The SCB blocks support 8-byte deep FIFOs for Receive and Transmit to decrease the time needed to interface by the MCU also reducing the need for clock stretching caused by the CPU not having read data on time.

### <span id="page-33-2"></span>**4.9.10 I/O subsystem**

The WLC1515 devices have 13 GPIOs but many of them have dedicated functions for 15W MP-A13 applications such as I2C comm, LED and temperature sensing in the wireless power application and cannot be repurposed. The GPIOs output states have integrated controls modes that can be enabled by FW which include: weak pull-up with strong pull-down, strong pull-up with weak pull-down, open drain with strong pull-down, open drain with strong pull-up, strong pull-up with strong pull-down, disabled, or weak pull-up with weak pull-down and offer selectable slew rates for dV/dt output control. When GPIOs are used as inputs they can be configured to support different input thresholds (CMOS or LVTTL).

During POR, the GPIO blocks are forced to the disable state preventing any excess currents from flowing.

### <span id="page-33-3"></span>**4.9.11 LDOs (VDDD and VCCD)**

The WLC1515 has two integrated LDO regulators. The VDDD LDO is powered by VIN and provides 5V for the GPIOs, gate drivers, and other internal blocks. The total load on VDDD LDO must be less than 150mA including internal consumption. VDDD LDO will be externally loaded as shown in the reference schematic. For connecting any additional external load on it, contact Infineon technical support. The VDDD 5V supply is externally routed to various pins and they should all be externally shorted together. The VCCD LDO is a 1.8V LDO regulator and is powered by VDDD. Do not externally load VCCD. Both LDOs must have ceramic bypass capacitors placed from each pin to ground close to the WLC1515 device.



Programming the WLC1515 device

### <span id="page-34-0"></span>**5 Programming the WLC1515 device**

Generally, the WLC1515 devices are programmed over the SWD interface only during development or during the manufacturing process of the end-product. Once the end-product is manufactured, the WLC1515 device application firmware can be updated via the appropriate bootloader interface. Infineon strongly recommends customers to use the configuration utility to turn off the Application FW Update over I<sup>2</sup>C interface in the firmware that is updated into WLC1515's flash before mass production.

### <span id="page-34-1"></span>**5.1 Programming the device Flash over SWD interface**

The WLC1515 family of devices can be programmed using the SWD interface. Infineon provides the **[CY8CKIT-005](https://www.infineon.com/cms/en/product/evaluation-boards/cy8ckit-005/?utm_source=cypress&utm_medium=referral&utm_campaign=202110_globe_en_all_integration-dev_kit)  [MiniProg4 Kit](https://www.infineon.com/cms/en/product/evaluation-boards/cy8ckit-005/?utm_source=cypress&utm_medium=referral&utm_campaign=202110_globe_en_all_integration-dev_kit)** which can be used to program the flash and debug firmware. The Flash is programmed by downloading the information from a *hex* file.

As shown in **[Figure 16](#page-34-2)**, the SWD\_DAT and SWD\_CLK pins are connected to the host programmer's SWDIO (data) and SWDCLK (clock) pins respectively. During SWD programming, the device can be powered by the host programmer by connecting its VTARG (power supply to the target device) to the VDDD pins of the WLC1515 device. If the WLC1515 device is powered using an onboard power supply, it can be programmed using the "Reset Programming" option. For more details, refer the WLCXXXX programming specifications.



<span id="page-34-2"></span>**Figure 16 Connecting the programmer to WLC1515**



Ordering information

### <span id="page-35-0"></span>**6 Ordering information**

**[Table 19](#page-35-2)** lists the WLC1515 ordering part numbers and applications.

#### <span id="page-35-2"></span>**Table 19 WLC1515 ordering part numbers**



### <span id="page-35-1"></span>**6.1 Ordering code definitions**





Packaging

### <span id="page-36-0"></span>**7 Packaging**

#### **Table 20 Package characteristics**



### **Table 21 Solder reflow peak temperature**



### **Table 22 Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-2**



Package diagram

<span id="page-37-0"></span>







Package diagram



**Figure 18 Carrier tape, QFN0606 (HWA SHU)**



Acronyms

### <span id="page-39-0"></span>**9 Acronyms**





Acronyms





Document conventions

### <span id="page-41-0"></span>**10 Document conventions**

### <span id="page-41-1"></span>**10.1 Units of measure**





Revision history

### <span id="page-42-0"></span>**Revision history**

