XA Spartan-3A DSP Automotive FPGA Family Data Sheet

DS705 (v2.0) April 18, 2011 **Product Specification**

EXALINX

Summary

The Xilinx Automotive (XA) Spartan®-3A DSP family of FPGAs solves the design challenges in most high-volume, cost-sensitive, high-performance DSP automotive applications. The two-member family offers densities ranging from 1.8 to 3.4 million system gates, as shown in [Table 1.](#page-1-0)

Introduction

XA devices are available in both extended-temperature Q-Grade (-40° C to $+125^{\circ}$ C T_J) and I-Grade (-40° C to $+100^{\circ}$ C T₁) and are qualified to the industry recognized AEC-Q100 standard.

The XA Spartan-3A DSP family builds on the success of the earlier XA Spartan-3E and XA Spartan-3 FPGA families by adding hardened DSP MACs with pre-adders, significantly increasing the throughput and performance of this low-cost family. These XA Spartan-3A DSP family enhancements, combined with proven 90 nm process technology, deliver more functionality and bandwidth per dollar than ever before, setting the new standard in the programmable logic industry.

Because of their exceptionally low cost,

XA Spartan-3A DSP FPGAs are ideally suited to a wide range of automotive electronics applications, including infotainment, driver information, and driver assistance modules.

The XA Spartan-3A DSP family is a superior alternative to mask programmed ASICs. FPGAs avoid the high initial mask set costs and lengthy development cycles, while also permitting design upgrades in the field with no hardware replacement necessary because of its inherent programmability, an impossibility with conventional ASICs and ASSPs with their inflexible architecture.

Features

- Very low cost, high-performance DSP solution for high-volume, cost-conscious applications
	- 250 MHz DSP48A slices using XtremeDSP™ solution
		- Dedicated 18-bit by 18-bit multiplier
		- Available pipeline stages for enhanced performance of at least 250 MHz in the standard -4 speed grade
		- 48-bit accumulator for multiply-accumulate (MAC) operation
		- Integrated adder for complex multiply or multiply-add operation
		- Integrated 18-bit pre-adder
		- Optional cascaded Multiply or MAC
- Dual-range V_{CCAUX} supply simplifies 3.3V-only design
- Suspend and Hibernate modes reduce system power
- Multi-voltage, multi-standard SelectIO™ interface pins
	- Up to 519 I/O pins or 227 differential signal pairs
	- LVCMOS, LVTTL, HSTL, and SSTL single-ended I/O
	- 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
	- Selectable output drive, up to 24 mA per pin
	- QUIETIO standard reduces I/O switching noise
	- Full $3.3V \pm 10\%$ compatibility and hot-swap compliance
	- 622+ Mb/s data transfer rate per differential I/O
	- LVDS, RSDS, mini-LVDS, HSTL/SSTL differential I/O with integrated differential termination resistors • Enhanced Double Data Rate (DDR) support
	- DDR/DDR2 SDRAM support up to 266 Mb/s
	- Fully compliant 32-bit, 33 MHz PCI® technology support
- Abundant, flexible logic resources
	- Densities up to 53,712 logic cells, including optional shift register
	- Efficient wide multiplexers, wide logic
	- Fast look-ahead carry logic
	- IEEE 1149.1/1532 JTAG programming/debug port
- Hierarchical SelectRAM™ memory architecture
	- Up to 2,268 Kbits of fast block RAM with byte write enables for processor applications
	- Up to 373 Kbits of efficient distributed RAM
	- Registered outputs on the block RAM with operation of at least 280 MHz in the standard -4 speed grade
- Eight Digital Clock Managers (DCMs)
	- Clock skew elimination (delay locked loop)
	- Frequency synthesis, multiplication, division
	- High-resolution phase shifting
	- Wide frequency range (5 MHz to over 320 MHz)
- Eight low-skew global clock networks, eight additional clocks per half device, plus abundant low-skew routing
- Configuration interface to industry-standard PROMs
	- Low-cost, space-saving SPI serial Flash PROM
	- x8 or x8/x16 parallel NOR Flash PROM
	- Unique Device DNA identifier for design authentication
- Complete Xilinx [ISE](http://www.xilinx.com/products/design_resources/design_tool/index.htm)® and [WebPACK™](http://www.xilinx.com/ise/logic_design_prod/webpack.htm) software support plus [Spartan-3A DSP FPGA Starter Kit](http://www.xilinx.com/products/boards/s3_sk_promo.htm#emb)
- [MicroBlaze](http://www.xilinx.com/microblaze)™ and [PicoBlaze™](http://www.xilinx.com/picoblaze) embedded processor cores
- BGA packaging, Pb-free only
	- Common footprints support easy density migration

© Copyright 2008–2011 Xilinx, Inc., Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the
United States and other countries. PCI, PC

Table 1: **Summary of XA Spartan-3A DSP FPGA Attributes**

Notes:

1. By convention, one Kb is equivalent to 1,024 bits.

Refer to [DS610,](http://www.xilinx.com/support/documentation/data_sheets/ds610.pdf) *Spartan-3A DSP FPGA Family Data Sheet* for a full product description, AC and DC specifications, and package pinout descriptions. Any values shown specifically in this XA Spartan-3A DSP Automotive FPGA Family data sheet override those shown in DS610.

For information regarding reliability qualification, refer to RPT103, *Xilinx Spartan-3A Family Automotive Qualification Report* and RPT070, *Spartan-3A Commercial Qualification Report*. Contact your local Xilinx representative for more details on these reports.

Key Feature Differences from Commercial XC Devices

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specifications over the $T_{\rm J} = -40^{\circ}$ C to +125°C temperature range (Q-Grade)
- XA Spartan-3A DSP devices are available in the -4 speed grade only
- PCI-66 and PCI-X are not supported in the XA Spartan-3A DSP FPGA product line
- Platform Flash is not supported within the XA family
- XA Spartan-3A DSP devices are available in Pb-free packaging only
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3A DSP device must be power cycled prior to reconfiguration.

Architectural Overview

The XA Spartan-3A DSP family architecture consists of five fundamental programmable functional elements:

- **XtremeDSP DSP48A Slice** provides an 18-bit x 18-bit multiplier, 18-bit pre-adder, 48-bit post-adder/accumulator, and cascade capabilities for various DSP applications.
- **Configurable Logic Blocks (CLBs)** contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- **Input/Output Blocks (IOBs)** control the flow of data between the I/O pins and the internal logic of the device. IOBs support bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including several high-performance differential standards. Double Data-Rate (DDR) registers are included.
- **Block RAM** provides data storage in the form of 18-Kb dual-port blocks.
- **Digital Clock Manager (DCM) Blocks** provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in [Figure 1](#page-2-0). A dual ring of staggered IOBs surrounds a regular array of CLBs. The XA3SD1800A has four columns of DSP48A slices, and the XA3SD3400A has five columns of DSP48A slices. Each DSP48A has an associated block RAM. The DCMs are positioned in the center with two at the top and two at the bottom of the device and in the two outer columns of the four or five columns of block RAM and DSP48As.

The XA Spartan-3A DSP family features a rich network of routing that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.

Notes:

1. The XA3SD1800A and XA3SD3400A have two DCMs on both the left and right sides, as well as the two DCMs at the top and bottom of the devices. The two DCMs on the left and right of the chips are in the middle of the outer block RAM/DSP48A columns of the four or five columns in the selected device, as shown in the diagram.

2. A detailed diagram of the DSP48A can be found in [UG431](http://www.xilinx.com/support/documentation/user_guides/ug431.pdf), *XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide.*

Figure 1: **XA Spartan-3A DSP Family Architecture**

Configuration

XA Spartan-3A DSP FPGAs are programmed by loading configuration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA's configuration data is stored externally in a PROM or some other non-volatile medium, either on or off the board.

After applying power, the configuration data is written to the FPGA using any of five different modes:

- Serial Peripheral Interface (SPI) from an industry-standard SPI serial Flash
- Byte Peripheral Interface (BPI) Up from an industry-standard x8 or x8/x16 parallel NOR Flash
- Slave Serial, typically downloaded from a processor
- Slave Parallel, typically downloaded from a processor
- Boundary-scan (JTAG), typically downloaded from a processor or system tester

Additionally, each XA Spartan-3A DSP FPGA contains a unique, factory-programmed Device DNA identifier useful for tracking purposes, anti-cloning designs, or IP protection.

I/O Capabilities

The XA Spartan-3A DSP FPGA SelectIO interface supports many popular single-ended and differential standards. [Table 2](#page-3-0) shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination. Some of the user I/Os are unidirectional input-only pins as indicated in [Table 2.](#page-3-0)

XA Spartan-3A DSP FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3.3V PCI at 33 MHz
- HSTL I, II, and III at 1.5V and 1.8V, commonly used in memory applications
- SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used for memory applications

XA Spartan-3A DSP FPGAs support the following differential standards:

- LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or 3.3V
- Bus LVDS I/O at 2.5V
- TMDS I/O at 3.3V
- Differential HSTL and SSTL I/O
- LVPECL inputs at 2.5V or 3.3V

Table 2: **Available User I/Os and Differential I/O Pairs**

Notes:

1. The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in (*italics*) indicates the number of input-only pins. The differential input-only pin count includes both differential pairs on input-only pins and differential pairs on I/O pins within I/O banks that are restricted to differential inputs.

Production Status

[Table 3](#page-3-1) indicates the production status of each XA Spartan-3A DSP FPGA by temperature range and speed grade. The table also lists the earliest speed file version required for creating a production configuration bitstream. Later versions are also supported.

Table 3: **XA Spartan-3A DSP FPGA Family Production Status (Production Speed File)**

Package Marking

[Figure 2](#page-4-0) shows the top marking for XA Spartan-3A DSP FPGAs in BGA packages.

Ordering Information

XA Spartan-3A DSP FPGAs are available in Pb-free packaging only for all device/package combinations.

Pb-Free Packaging

Figure 3: **Ordering Information**

Notes:

1. The XA Spartan-3A DSP FPGA product line is available in -4 speed grade only.

2. The XA3SD3400A is available in I-Grade only.

DC Electrical Characteristics

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the published parameter values apply to all XA Spartan-3A DSP devices. AC and DC characteristics are specified using the same numbers for both I-Grade and Q-Grade.

Absolute Maximum Ratings

Stresses beyond those listed under [Table 4](#page-5-0), *Absolute Maximum Ratings* might cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

Table 4: **Absolute Maximum Ratings**

Notes:

1. Upper clamp applies only when using PCI IOSTANDARDs.

2. For soldering guidelines, see [UG112](http://www.xilinx.com/support/documentation/user_guides/ug112.pdf): *Device Packaging and Thermal Characteristics* and [XAPP427:](http://www.xilinx.com/support/documentation/application_notes/xapp427.pdf) *Implementation and Solder Reflow Guidelines for Pb-Free Packages*.

Power Supply Specifications

Notes:

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 6: **Supply Voltage Ramp Rate**

Notes:

1. V_{CCINT} V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source. Apply V_{CCINT} last for lowest overall power consumption (see [UG331](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf) chapter "Powering Spartan-3 Generation FPGAs" for more information).

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 7: **Supply Voltage Levels Necessary for Preserving CMOS Configuration Latch (CCL) Contents and RAM Data**

^{1.} V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source. Apply V_{CCINT} last
for lowest overall power consumption (see [UG331](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf) chapter "Powering Spartan-3 Gene

General Recommended Operating Conditions

Table 8: **General Recommended Operating Conditions**

Notes:

1. This V_{CCO} range spans the lowest and highest operating voltages for all supported I/O standards. [Table 11](#page-10-0) lists the recommended V_{CCO}
range specific to each of the single-ended I/O standards, and [Table 13](#page-13-0) lists that

2. Define V_{CCAUX} selection using CONFIG VCCAUX constraint.

3. See [XAPP459,](http://www.xilinx.com/support/documentation/application_notes/xapp459.pdf) *Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins on Spartan-3 Generation FPGAs*.

4. For single-ended signals that are placed on a differential-capable I/O, V_{IN} of -0.2V to -0.5V is supported but can cause increased leakage between the two pins. See *Parasitic Leakage* in [UG331,](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf) *Spartan-3 Generation FPGA User Guide*.

5. Measured between 10% and 90% V_{CCO} . Follow [Signal Integrity](http://www.xilinx.com/products/design_resources/signal_integrity/index.htm) recommendations.

General DC Characteristics for I/O Pins

Notes:

1. The numbers in this table are based on the conditions set forth in [Table 8](#page-7-5).

2. For single-ended signals that are placed on a differential-capable I/O, V_{IN} of –0.2V to –0.5V is supported but can cause increased leakage
between the two pins. See *Parasitic Leakage* in <u>[UG331,](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf) *Spartan-3 Generation</u>*

3. This parameter is based on characterization. The pull-up resistance $R_{PU} = V_{CCO}/I_{RPU}$. The pull-down resistance $R_{PD} = V_{IN}/I_{RPD}$.

Quiescent Current Requirements

Table 10: **Quiescent Supply Current Characteristics**

| Symbol | Description | Device | Typical (2) | I-Grade Maximum (2) | Q-Grade Maximum (2) | Units |
|---------------------|---|---------------|---------------|--------------------------|--------------------------|--------------|
| ICCINTO | Quiescent $V_{C CINT}$ supply current | XA3SD1800A | 41 | 500 | 900 | mA |
| | | XA3SD3400A | 64 | 725 | | mA |
| ^I CCOQ | Quiescent V_{CCO} supply current | XA3SD1800A | 0.4 | 5 | 5 | mA |
| | | XA3SD3400A | 0.4 | 5 | | mA |
| ^I CCAUXQ | Quiescent V _{CCAUX} supply current | XA3SD1800A | 25 | 110 | 145 | mA |
| | | XA3SD3400A | 39 | 160 | | mΑ |

Notes:

- 1. The numbers in this table are based on the conditions set forth in [Table 8](#page-7-5).
- 2. Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. Typical values are characterized using typical devices at room temperature (T_J of 25°C at V_{CCINT} = 1.2V, V_{CCO} = 3.3V, and V_{CCAUX}
= 2.5V). The maximum limits are tested for each device at the respective ma limits with V_{CCINT} = 1.26V, V_{CCO} = 3.6V, and V_{CCAUX} = 3.6V. The FPGA is programmed with a "blank" configuration data file (that is, a
design with no functional elements instantiated). For conditions other than those elements), measured quiescent current levels will be different than the values in the table.

3. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The [Spartan-3A DSP FPGA XPower Estimator](http://www.xilinx.com/products/design_resources/power_central/index.htm) provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.

4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.

5. For information on the power-saving Suspend mode, see [XAPP480,](http://www.xilinx.com/support/documentation/application_notes/xapp480.pdf) *Using Suspend Mode in Spartan-3 Generation FPGAs*. Suspend mode typically saves 40% total power consumption compared to quiescent current.

Single-Ended I/O Standards

Table 11: **Recommended Operating Conditions for User I/Os Using Single-Ended Standards**

Notes:

1. Descriptions of the symbols used in this table are as follows:

 V_{CCO} – the supply voltage for output drivers

 V_{REF} – the reference voltage for setting the input switching threshold

 V_{IL} – the input voltage that indicates a Low logic level

 V_{IH} – the input voltage that indicates a High logic level

2. In general, the V_{CCO} rails supply only output drivers, not input circuits. The exceptions are for LVCMOS25 inputs when V_{CCAUX} = 3.3V range and for PCI I/O standards.

3. For device operation, the maximum signal voltage (V_{IH} max) can be as high as V_{IN} max. See [Table 4.](#page-5-0)

4. There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards.

5. All Dedicated pins (PROG_B, DONE, SUSPEND, TCK, TDI, TDO, and TMS) draw power from the V_{CCAUX} rail and use the LVCMOS25 or LVCMOS33 standard depending on V_{CCAUX}. The Dual-Purpose configuration pins use the LVCMOS25 standard before the User mode. When using these pins as part of a standard 2.5V configuration interface, apply 2.5V to the V $_{\rm CCO}$ lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.

6. For information on PCI IP solutions, see www.xilinx.com/pci. The PCI IOSTANDARD is not supported on input-only pins.

Table 12: **DC Characteristics of User I/Os Using Single-Ended Standards**

Table 12: **DC Characteristics of User I/Os Using Single-Ended Standards** *(Cont'd)*

Notes:

1. The numbers in this table are based on the conditions set forth in [Table 8](#page-7-5) and [Table 11.](#page-10-0)

2. Descriptions of the symbols used in this table are as follows:

 I_{OL} – the output current condition under which V_{OL} is tested

 I_{OH} – the output current condition under which V_{OH} is tested

 V_{OL} – the output voltage that indicates a Low logic level

 V_{OH} – the output voltage that indicates a High logic level V_{IL} – the input voltage that indicates a Low logic level

 V_{IH} – the input voltage that indicates a High logic level

 V_{CCO} – the supply voltage for output drivers

 V_{REF} – the reference voltage for setting the input switching threshold

 V_{TT} – the voltage applied to a resistor termination

3. For the LVCMOS and LVTTL standards: the same V_{OL} and V_{OH} limits apply for both the Fast and Slow slew attributes.

4. These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O Resources" in [UG331](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf).

5. Tested according to the relevant PCI specifications. For information on PCI IP solutions, see http://www.xilinx.com/products/design_resources/conn_central/protocols/pci_pcix.htm. The PCI IOSTANDARD is not supported on input-only pins. The PCIX IOSTANDARD is available and has equivalent characteristics, but no PCI-X IP is supported.

6. Derate by 20% for T_J above 100 °C
7. Derate by 5% for T_J above 100 °C

Derate by 5% for T_J above 100°C

Differential I/O Standards

DS705_04_041111

Figure 4: **Differential Input Voltages**

Table 13: **Recommended Operating Conditions for User I/Os Using Differential Signal Standards**

Notes:

1. The V_{CCO} rails supply only differential output drivers, not input circuits.
2. Vicm must be less than Vccaux.

2. V_{ICM} must be less than V_{CCAUX}.
3. These true differential output standards are supported only on FPGA banks 0 and 2. Inputs are unrestricted. See the chapter "Using I/O Resources" in [UG331](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf).

4. See [External Termination Requirements for Differential I/O, page 16](#page-15-0).

5. LVPECL is supported on inputs only, not outputs. LVPECL_33 requires $V_{CCAUX} = 3.3V \pm 10\%$.
6. LVPECL_33 maximum V_{ICM} = the lower of 2.8V or $V_{CCAUX} - (V_{ID}/2)$.

6. LVPECL_33 maximum V_{ICM} = the lower of 2.8V or V_{CCAUX} – (V_{ID}/2).

7. Requires V_{CCAUX} = 3.3V ± 10% for inputs. (V_{CCAUX} – 300 mV) ≤ V_{ICM} ≤ (V_{CCAUX} – 37 mV)
8. These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the c

9. V_{REF} inputs are used for the DIFF_SSTL and DIFF_HSTL standards. The V_{REF} settings are the same as for the single-ended versions in [Table 11](#page-10-0). Other differential standards do not use V_{REF}

Table 14: **DC Characteristics of User I/Os Using Differential Signal Standards**

Notes:

1. The numbers in this table are based on the conditions set forth in [Table 8](#page-7-5) and [Table 13.](#page-13-0)
2. See External Termination Requirements for Differential I/O, page 16.

2. See [External Termination Requirements for Differential I/O, page 16.](#page-15-0)
3. Output voltage measurements for all differential standards are made

3. Output voltage measurements for all differential standards are made with a termination resistor (R_T) of 100 Ω across the N and P pins of the differential signal pair.
4. At any given time, no more than two of the fo

ancebution signal pair.
At any given time, no more than two of the following differential output standards can be assigned to an I/O bank: LVDS_25, RSDS_25,
MINI_LVDS_25, PPDS_25 when V_{CCO}=2.5V, or LVDS_33, RSDS_33, MINI

External Termination Requirements for Differential I/O

LVDS, RSDS, MINI_LVDS, and PPDS I/O Standards

BLVDS_25 I/O Standard

Figure 7: **External Output and Input Termination Resistors for BLVDS_25 I/O Standard**

TMDS_33 I/O Standard

Figure 8: **External Input Resistors Required for TMDS_33 I/O Standard**

Device DNA Read Endurance

Switching Characteristics

All XA Spartan-3A DSP FPGAs ship in the -4 speed grade. Switching characteristics in this document are designated as Production, as shown in [Table 16](#page-16-0).

Production: These specifications are approved once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes.

Software Version Requirements

Production-quality systems must use FPGA designs compiled using a speed file designated as PRODUCTION status. FPGAs designs using a less mature speed file designation should only be used during system prototyping or pre-production qualification. FPGA designs with speed files designated as Preview, Advance, or Preliminary should not be used in a production-quality system.

Whenever a speed file designation changes, as a device matures toward Production status, rerun the latest Xilinx ISE software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the published parameter values apply to all XA Spartan-3A DSP devices. AC and DC characteristics are specified using the same numbers for both I-Grade and Q-Grade.

Create a Xilinx user account and sign up to receive automatic e-mail notification whenever this data sheet or the associated user guides are updated.

• Sign Up for Alerts on Xilinx.com

[http://www.xilinx.com/support/answers/18683.htm](https://secure.xilinx.com/webreg/register.do?group=myprofile&languageID=1)

Timing parameters and their representative values are selected for inclusion below either because they are important as general design requirements or they indicate fundamental device performance characteristics. The XA Spartan-3A DSP FPGA speed files (v1.32), part of the Xilinx Development Software, are the original source for many but not all of the values. The speed grade designations for these files are shown in [Table 16](#page-16-0). For more complete, more precise, and worst-case data, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilinx development software) and back-annotated to the simulation netlist.

[Table 17](#page-16-1) provides the recent history of the XA Spartan-3A DSP FPGA speed files.

Table 17: **XA Spartan-3A DSP Speed File Version History**

| Version | ISE Software Release | Description |
|---------|-----------------------------|-------------------------|
| 1.32 | ISE 10.1 SP2 | Support for Automotive. |

I/O Timing

Pin-to-Pin Clock-to-Output Times

Table 18: **Pin-to-Pin Clock-to-Output Times for the IOB Output Path**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5) and [Table 11](#page-10-0).

2. This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, *add* the appropriate Input adjustment from [Table 23.](#page-20-0) If the latter is true, *add* the appropriate Output adjustment from [Table 26](#page-23-0).

3. DCM output jitter is included in all measurements.

Pin-to-Pin Setup and Hold Times

Table 19: **Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)**

Notes:

2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from [Table 23](#page-20-0). If this is true of the data Input, add the appropriate Input adjustment from the same table.

3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from [Table 23](#page-20-0). If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.

4. DCM output jitter is included in all measurements.

^{1.} The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5) and [Table 11](#page-10-0).

Input Setup and Hold Times

Table 20: **Setup and Hold Times for the IOB Input Path** *(Cont'd)*

Notes:

- 1. The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5) and [Table 11](#page-10-0).
- 2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the appropriate Input adjustment from [Table 23](#page-20-0).
- 3. These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract the appropriate Input adjustment from [Table 23.](#page-20-0) When the hold time is negative, it is possible to change the data before the clock's active edge.

Table 21: **Sample Window (Source Synchronous)**

Input Propagation Times

Table 22: **Propagation Times for the IOB Input Path**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5) and [Table 11](#page-10-0).

2. This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is true, *add* the appropriate Input adjustment from [Table 23](#page-20-0).

Input Timing Adjustments

Table 23: **Input Timing Adjustments by IOSTANDARD**

Table 23: **Input Timing Adjustments by IOSTANDARD** *(Cont'd)*

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5), [Table 11,](#page-10-0) and [Table 13](#page-13-0).

2. These adjustments are used to convert input path times originally specified for the LVCMOS25 standard to times that correspond to other signal standards.

Output Propagation Times

Table 24: **Timing for the IOB Output Path**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5) and [Table 11](#page-10-0).

2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, *add* the appropriate Output adjustment from [Table 26.](#page-23-0)

Three-State Output Propagation Times

Table 25: **Timing for the IOB Three-State Path**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5) and [Table 11](#page-10-0).

2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, *add* the appropriate Output adjustment from [Table 26.](#page-23-0)

Output Timing Adjustments

Table 26: **Output Timing Adjustments for IOB**

Notes:

1. The numbers in this table are tested using the methodology presented in [Table 27](#page-28-0) and are based on the operating conditions set forth in [Table 8](#page-7-5), [Table 11](#page-10-0), and [Table 13](#page-13-0).

2. These adjustments are used to convert output- and three-state-path times originally specified for the LVCMOS25 standard with 12 mA drive and Fast slew rate to times that correspond to other signal standards. Do not adjust times that measure when outputs go into a high-impedance state.

Timing Measurement Methodology

When measuring timing parameters at the programmable I/Os, different signal standards call for different test conditions. [Table 27](#page-28-0) lists the conditions to use for each standard.

The method for measuring Input timing is as follows: A signal that swings between a Low logic level of V_L and a High logic level of V_H is applied to the Input under test. Some standards also require the application of a bias voltage to the V_{REF} pins of a given bank to properly set the input-switching threshold. The measurement point of the Input signal (V_M) is commonly located halfway between V_L and V_H .

The Output test setup is shown in [Figure 9.](#page-28-1) A termination voltage V_T is applied to the termination resistor R_T , the other end of which is connected to the Output. For each standard, R_T and V_T generally take on the standard values recommended for minimizing signal reflections. If the standard does not ordinarily use terminations (for example, LVCMOS, LVTTL), then R_T is set to 1 M Ω to indicate an open connection, and V_T is set to zero. The same measurement point (V_M) that was used at the Input is also used at the Output.

Notes:

1. The names shown in parentheses are used in the IBIS file.

Figure 9: **Output Test Setup**

Table 27: **Test Methods for Timing Measurement at I/Os**

Table 27: **Test Methods for Timing Measurement at I/Os** *(Cont'd)*

Notes:

- 1. Descriptions of the relevant symbols are as follows:
	- V_{REF} The reference voltage for setting the input switching threshold
	- V_{ICM} The common mode input voltage
	- V_M Voltage of measurement point on signal transition
	- V_1 Low-level test voltage at Input pin
	- V_H High-level test voltage at Input pin
	- R_T Effective termination resistance, which takes on a value of 1 M Ω when no parallel termination is required
	- V_T Termination voltage
- 2. The load capacitance (C_L) at the Output pin is 0 pF for all signal standards.
3. According to the PCI specification.
- According to the PCI specification.

The capacitive load (C_1) is connected between the output and GND. The Output timing for all standards, as published in the *speed files and the data sheet, is always based on a CL value of zero.* High-impedance probes (less than 1 pF) are used for all measurements. Any delay that the test fixture might contribute to test measurements is subtracted from those measurements to produce the final timing numbers as published in the speed files and data sheet.

Using IBIS Models to Simulate Load Conditions in Application

IBIS models permit the most accurate prediction of timing delays for a given application. The parameters found in the IBIS model (V_{RFF}, R_{RFF}, and V_{MFAS}) correspond directly with the parameters used in [Table 27](#page-28-0) (V_T, R_T, and V_M). Do not confuse V_{REF} (the termination voltage) from the IBIS model with V_{REF} (the input-switching threshold) from the table. A fourth parameter, C_{RFF}, is always zero. The four parameters describe all relevant output test conditions. IBIS models are found in the Xilinx development software as well as at the following link:

www.xilinx.com/support/download/index.htm

Delays for a given application are simulated according to its specific load conditions as follows:

- 1. Simulate the desired signal standard with the output driver connected to the test setup shown in [Figure 9](#page-28-1). Use parameter values V_T , R_T, and V_M from [Table 27.](#page-28-0) C_{RFF} is zero.
- 2. Record the time to V_M .
- 3. Simulate the same signal standard with the output driver connected to the PCB trace with load. Use the appropriate IBIS model (including V_{REF} , R_{REF} , C_{REF} and V_{MEAS} values) or capacitive value to represent the load.
- 4. Record the time to V_{MEAS} .
- 5. Compare the results of steps 2 and 4. Add (or subtract) the increase (or decrease) in delay to (or from) the appropriate Output standard adjustment [\(Table 26\)](#page-23-0) to yield the worst-case delay of the PCB trace.

Simultaneously Switching Output Guidelines

This section provides guidelines for the recommended maximum allowable number of Simultaneous Switching Outputs (SSOs). These guidelines describe the maximum number of user I/O pins of a given output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of ground and power bounce.

Ground or power bounce occurs when a large number of outputs simultaneously switch in the same direction. The output drive transistors all conduct current to a common voltage rail. Low-to-High transitions conduct to the V_{CCO} rail; High-to-Low transitions conduct to the GND rail. The resulting cumulative current transient induces a voltage difference across the inductance that exists between the die pad and the power supply or ground return. The inductance is associated with bonding wires, the package lead frame, and any other signal routing inside the package. Other variables contribute to SSO noise levels, including stray inductance on the PCB as well as capacitive loading at receivers. Any SSO-induced voltage consequently affects internal switching noise margins and ultimately signal quality.

[Table 28](#page-30-0) and [Table 29](#page-31-0) provide the essential SSO guidelines. For each device/package combination, [Table 28](#page-30-0) provides the number of equivalent V_{CCO}/GND pairs. The equivalent number of pairs is based on characterization and may not match the physical number of pairs. For each output signal standard and drive strength, [Table 29](#page-31-0) recommends the maximum number of SSOs, switching in the same direction, allowed per V_{CCO}/GND pair within an I/O bank. The guidelines in [Table 29](#page-31-0) are categorized by package style, slew rate, and output drive current. Furthermore, the number of SSOs is specified by I/O bank. Generally, the left and right I/O banks (Banks 1 and 3) support higher output drive current.

Multiply the appropriate numbers from [Table 28](#page-30-0) and [Table 29](#page-31-0) to calculate the maximum number of SSOs allowed within an I/O bank. Exceeding these SSO guidelines might result in increased power or ground bounce, degraded signal integrity, or increased system jitter.

SSO_{MAX}/IO Bank = [Table 28](#page-30-0) x [Table 29](#page-31-0)

The recommended maximum SSO values assumes that the FPGA is soldered on the printed circuit board and that the board uses sound design practices. The SSO values do not apply for FPGAs mounted in sockets, due to the lead inductance introduced by the socket.

The SSO values assume that the V_{CCAUX} is powered at 3.3V. Setting V_{CCAUX} to 2.5V provides better SSO characteristics. *Table 28:* Equivalent V_{CCO}/GND Pairs per Bank

 Γ

Table 29: Recommended Number of Simultaneously Switching Outputs per V_{CCO}/GND Pair (V_{CCAUX}=3.3V)

Notes:

1. Not all I/O standards are supported on all I/O banks. The left and right banks (I/O banks 1 and 3) support higher output drive current than the top and bottom banks (I/O banks 0 and 2). Similarly, true differential output standards, such as LVDS, RSDS, PPDS, miniLVDS, and TMDS, are only supported in top or bottom banks (I/O banks 0 and 2). Refer to [UG331](http://www.xilinx.com/support/documentation/user_guides/ug331.pdf), *Spartan-3 Generation FPGA User Guide* for additional information.

2. The numbers in this table are recommendations that assume sound board layout practice. This table assumes the following parasitic factors: combined PCB trace and land inductance per V_{CCO} and GND pin of 1.0 nH, receiver capacitive load of 15 pF. Test limits are the V_{IL}/V_{IH} voltage limits for the respective I/O standard.

3. If more than one signal standard is assigned to the I/Os of a given bank, refer to [XAPP689,](http://www.xilinx.com/support/documentation/application_notes/xapp689.pdf) *Managing Ground Bounce in Large FPGAs* for information on how to perform weighted average SSO calculations.

Configurable Logic Block Timing

Table 30: **CLB (SLICEM) Timing**

Notes:

Table 32: **CLB Shift Register Switching Characteristics**

Clock Buffer/Multiplexer Switching Characteristics

Table 33: **Clock Distribution Switching Characteristics**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 8.](#page-7-5)

Block RAM Timing

Table 34: **Block RAM Timing**

Notes:

DSP48A Timing

To reference the DSP48A block diagram, see the *XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide* ([UG431\)](http://www.xilinx.com/support/documentation/user_guides/ug431.pdf).

Table 35: **Setup Times for the DSP48A**

Notes:

1. "Yes" means that the component is in the path. "No" means that the component is being bypassed. "–" means that no path exists, so it is not applicable.

Table 36: **Clock to Out, Propagation Delays, and Maximum Frequency for the DSP48A**

Notes:

1. "Yes" means that the component is in the path. "No" means that the component is being bypassed. "–" means that no path exists, so it is not applicable.

2. To reference the DSP48A block diagram, see [UG431,](http://www.xilinx.com/support/documentation/user_guides/ug431.pdf) *XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide*.

Digital Clock Manager Timing

For specification purposes, the DCM consists of three key components: the Delay-Locked Loop (DLL), the Digital Frequency Synthesizer (DFS), and the Phase Shifter (PS).

Aspects of DLL operation play a role in all DCM applications. All such applications inevitably use the CLKIN and the CLKFB inputs connected to either the CLK0 or the CLK2X feedback, respectively. Thus, specifications in the DLL tables [\(Table 37](#page-41-0) and Table 38) apply to any application that only employs the DLL component. When the DFS and/or the PS components are used together with the DLL, then the specifications listed in the DFS and PS tables (Table 39 through Table 42) supersede any corresponding ones in the DLL tables. DLL specifications that do not change with the addition of DFS or PS functions are presented in [Table 37](#page-41-0) and Table 38.

Period jitter and cycle-cycle jitter are two of many different ways of specifying clock jitter. Both specifications describe statistical variation from a mean value.

Period jitter is the worst-case deviation from the ideal clock period over a collection of millions of samples. In a histogram of period jitter, the mean value is the clock period.

Cycle-cycle jitter is the worst-case difference in clock period between adjacent clock cycles in the collection of clock periods sampled. In a histogram of cycle-cycle jitter, the mean value is zero.

Delay-Locked Loop

Table 37: **Recommended Operating Conditions for the DLL**

Notes:

1. DLL specifications apply when any of the DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV) are in use.

2. The DFS, when operating independently of the DLL, supports lower FCLKIN frequencies. See Table 39.

3. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock period by two as it enters the DCM. The CLK2X output reproduces the clock frequency provided on the CLKIN input.

4. CLKIN input jitter beyond these limits might cause the DCM to lose lock.

5. The DCM specifications are guaranteed when both adjacent DCMs are locked.

Table 38: **Switching Characteristics for the DLL**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 8](#page-7-5) and [Table 37.](#page-41-0)

2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.

3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.

4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, the data sheet specifies a maximum jitter of "±[1% of CLKIN period + 150]". Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is \pm [100 ps + 150 ps] = \pm 250ps, averaged over all steps.

5. The typical delay step size is 23 ps.

Digital Frequency Synthesizer

Table 39: **Recommended Operating Conditions for the DFS**

Notes:

- 1. DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) is used.
- 2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in [Table 37.](#page-41-0)
- 3. CLKIN input jitter beyond these limits may cause the DCM to lose lock.
- 4. The DCM specifications are guaranteed when both adjacent DCMs are locked.

Table 40: **Switching Characteristics for the DFS**

Table 40: **Switching Characteristics for the DFS** *(Cont'd)*

Notes:

- 1. The numbers in this table are based on the operating conditions set forth in [Table 8](#page-7-5) and Table 39.
- 2. DFS performance requires the additional logic automatically added by ISE 9.1i and later software revisions.
- 3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.
- 4. Maximum output jitter is characterized within a reasonable noise environment (40 SSOs and 25% CLB switching) on an FPGA. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application.
- 5. The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.
- 6. Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, the data sheet specifies a maximum CLKFX jitter of "±[1% of CLKFX period + 200]". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is \pm [100 ps + 200 ps] = \pm 300 ps.

Phase Shifter

Table 41: **Recommended Operating Conditions for the PS in Variable Phase Mode**

Table 42: **Switching Characteristics for the PS in Variable Phase Mode**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 8](#page-7-5) and Table 41.

- 2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM is has no initial fixed phase shifting, that is, the PHASE_SHIFT attribute is set to 0.
- 3. The DCM_DELAY_STEP values are provided at the bottom of Table 38.

Miscellaneous DCM Timing

Table 43: **Miscellaneous DCM Timing**

DNA Port Timing

Table 44: **DNA_PORT Interface Timing**

Notes:

1. The minimum READ pulse width is 5 ns, and the maximum READ pulse width is 10 µs.

Suspend Mode Timing

Figure 10: **Suspend Mode Timing**

Table 45: **Suspend Mode Timing Parameters**

Notes:

1. These parameters based on characterization.

2. For information on using the Suspend feature, see [XAPP480](http://www.xilinx.com/support/documentation/application_notes/xapp480.pdf): *Using Suspend Mode in Spartan-3 Generation FPGAs*.

Configuration and JTAG Timing

General Configuration Power-On/Reconfigure Timing

Notes:

- 1. The V_{CCANT} , V_{CCAUX} , and V_{CCO} supplies can be applied in any order.
2. The Low-going pulse on PROG_B is optional after power-on.
- The Low-going pulse on PROG_B is optional after power-on.
- 3. The rising edge of INIT_B samples the voltage levels applied to the mode pins (M0 M2).

Figure 11: **Waveforms for Power-On and the Beginning of Configuration**

Table 46: **Power-On Timing and the Beginning of Configuration**

Notes:

- 1. The numbers in this table are based on the operating conditions set forth in [Table 8.](#page-7-5) This means power must be applied to all V_{CCINT}, V_{CCO}, and V_{CCAUX} lines.
- 2. Power-on reset and the clearing of configuration memory occurs during this period.
- 3. This specification applies only to the SPI and BPI modes.
- 4. For details on configuration, see [UG332](http://www.xilinx.com/support/documentation/user_guides/ug332.pdf), *Spartan-3 Generation Configuration User Guide*.

Configuration Clock (CCLK) Characteristics

Table 47: **CCLK Output Period by** *ConfigRate* **Option Setting**

| Symbol | Description | ConfigRate Setting | Temperature Range | Minimum | Maximum | Units |
|----------------------|--|-------------------------------------|-----------------------------|----------------|----------------|--------------|
| T _{CCLK1} | CCLK clock period by ConfigRate setting | (power-on value) | I-Grade/ Q-Grade | 1,180 | 2,500 | ns |
| T_{CCLK3} | | $\mathbf 3$ | I-Grade/ Q-Grade | 390 | 833 | ns |
| T_{CCLK6} | | 6 | I-Grade/ Q-Grade | 195 | 417 | ns |
| T _{CCLK7} | | $\overline{7}$ | I-Grade/ Q-Grade | 168 | 357 | ns |
| T _{CCLK8} | | 8 | I-Grade/ Q-Grade | 147 | 313 | ns |
| T _{CCLK10} | | 10 | I-Grade/ Q-Grade | 116 | 250 | ns |
| T _{CCLK12} | | 12 | I-Grade/ Q-Grade | 97 | 208 | ns |
| T _{CCLK13} | | 13 | I-Grade/ Q-Grade | 88 | 192 | ns |
| T _{CCLK17} | | 17 | I-Grade/ Q-Grade | 68 | 147 | ns |
| T _{CCLK22} | | 22 | I-Grade/ Q-Grade | 51 | 114 | ns |
| T _{CCLK25} | | 25 | I-Grade/ Q-Grade | 45 | 100 | ns |
| T _{CCLK27} | | 27 | I-Grade/ Q-Grade | 42 | 93 | ns |
| T _{CCLK33} | | 33 | I-Grade/ Q-Grade | 34 | 76 | ns |
| T _{CCLK44} | | 44 | I-Grade/ Q-Grade | 25 | 57 | ns |
| T _{CCLK50} | | 50 | I-Grade/ Q-Grade | 21 | 50 | ns |
| T _{CCLK100} | | 100 | I-Grade/ Q-Grade | 10.6 | 25 | ns |

Notes:

1. Set the *ConfigRate* option value when generating a configuration bitstream.

Table 48: **CCLK Output Frequency by** *ConfigRate* **Option Setting**

Table 49: **CCLK Output Minimum Low and High Time**

Table 50: **CCLK Input Low and High Time**

Slave Serial Mode Timing

Figure 12: **Waveforms for Slave Serial Configuration**

Table 51: **Timing for the Slave Serial Configuration Modes**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 8.](#page-7-5)

2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.

Slave Parallel Mode Timing

Notes:

- 1. It is possible to abort configuration by pulling CSI_B Low in a given CCLK cycle, then switching RDWR_B Low or High in any subsequent cycle for which CSI_B remains Low. The RDWR_B pin asynchronously controls the driver impedance of the D0 - D7 bus. When RDWR_B switches High, be careful to avoid contention on the D0 - D7 bus.
- 2. To pause configuration, pause CCLK instead of deasserting CSI_B. See the section in Chapter 7 called "Non-Continuous SelectMAP Data Loading" in **UG332** for more details.

Figure 13: **Waveforms for Slave Parallel Configuration**

Table 52: **Timing for the Slave Parallel Configuration Mode**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 8.](#page-7-5)

2. Some Xilinx documents refer to Parallel modes as "SelectMAP" modes.

Serial Peripheral Interface Configuration Timing

Shaded values indicate specifications on attached SPI Flash PROM.

DS705_14_041311

Figure 14: **Waveforms for Serial Peripheral Interface Configuration**

Table 53: **Timing for Serial Peripheral Interface Configuration Mode**

Table 54: **Configuration Timing Requirements for Attached SPI Serial Flash**

Notes:

1. These requirements are for successful FPGA configuration in SPI mode, where the FPGA generates the CCLK signal. The post-configuration timing can be different to support the specific needs of the application loaded into the FPGA.

2. Subtract additional printed circuit board routing delay as required by the application.

Byte Peripheral Interface Configuration Timing

Figure 15: **Waveforms for Byte-wide Peripheral Interface Configuration**

Table 55: **Timing for Byte-wide Peripheral Interface Configuration Mode**

Table 56: **Configuration Timing Requirements for Attached Parallel NOR Flash)**

Notes:

1. These requirements are for successful FPGA configuration in BPI mode, where the FPGA generates the CCLK signal. The post-configuration timing can be different to support the specific needs of the application loaded into the FPGA.

2. Subtract additional printed circuit board routing delay as required by the application.

3. The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA's LDC2 pin. The resistor value also depends on whether the FPGA's PUDC_B pin is High or Low.

IEEE 1149.1/1532 JTAG Test Access Port Timing

Figure 16: **JTAG Waveforms**

Notes:

1. The numbers in this table are based on the operating conditions set forth in [Table 8.](#page-7-5)

2. For details on JTAG, see "JTAG Configuration Mode and Boundary-Scan" in Chapter 9 of [UG332](http://www.xilinx.com/support/documentation/user_guides/ug332.pdf), *Spartan-3 Generation Configuration User Guide*.