

DS598 (v1.1) April 3, 2007

Features

- AEC-Q100 device qualification and full PPAP support available in both extended temperature Q-grade and I-grade.
- Guaranteed to meet full electrical specifications over T_A = -40° C to +105° C with T_J Maximum = +125° C (Q-grade)
- 15.5 ns pin-to-pin logic delays
- System frequency up to 64.5 MHz
- 36 macrocells with 800 usable gates
- Available in small footprint packages
 - 44-pin VQFP (34 user I/O pins)
 - Pb-free package only
- Optimized for high-performance 3.3V systems
 - Low power operation
 - 5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V signals
 - 3.3V or 2.5V output capability
 - Advanced 0.35 micron feature size CMOS Fast FLASH™ technology
- Advanced system features
 - In-system programmable
 - Superior pin-locking and routability with Fast CONNECT™ II switch matrix
 - Extra wide 54-input Function Blocks
 - Up to 90 product-terms per macrocell with individual product-term allocation
 - Local clock inversion with three global and one product-term clocks
 - Individual output enable per output pin
 - Input hysteresis on all user and boundary-scan pin inputs
 - Bus-hold circuitry on all user pin inputs
 - Full IEEE Standard 1149.1 boundary-scan (JTAG)
- Fast concurrent programming
- Slew rate control on individual outputs
- Enhanced data security features
- Excellent quality and reliability
 - Endurance exceeding 10,000 program/erase cycles
 - 20 year data retention
 - ESD protection exceeding 2,000V

WARNING: Programming temperature range of T_A = 0° C to +70° C

Description

The XA9536XL is a 3.3V CPLD targeted for high-performance, low-voltage automotive applications. It is comprised

XA9536XL Automotive CPLD

Product Specification

of two 54V18 Function Blocks, providing 800 usable gates with propagation delays of 15.5 ns. See Figure 2 for architecture overview.

Power Estimation

Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output loading. Each macrocell in an XA9500XL automotive device must be configured for low-power mode (default mode for XA9500XL devices). In addition, unused product-terms and macrocells are automatically deactivated by the software to further conserve power.

For a general estimate of $\mathsf{I}_{\mathsf{CC}},$ the following equation may be used:

I_{CC}(mA) = MC(0.052*PT + 0.272) + 0.04 * MC_{TOG}*MC* f

where:

MC = # macrocells

PT = average number of product terms per macrocell

f = maximum clock frequency

 MC_{TOG} = average % of flip-flops toggling per clock (~12%)

This calculation was derived from laboratory measurements of an XA9500XL part filled with 16-bit counters and allowing a single output (the LSB) to be enabled. The actual I_{CC} value varies with the design application and should be verified during normal system operation. Figure 1 shows the above estimation in a graphical form. For a more detailed discussion of power consumption in this device, see Xilinx application note <u>XAPP114</u>, "Understanding XC9500XL CPLD Power."





Figure 1: Typical I_{CC} vs. Frequency for XA9536XL

© 2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



DS058_02_081500

Figure 2: XA9536XL Architecture

Function Block outputs (indicated by the bold line) drive the I/O Blocks directly.

Absolute Maximum Ratings^(1,3)

Symbol	Description	Value	Units
V _{CC}	Supply voltage relative to GND	-0.5 to 4.0	V
V _{IN}	Input voltage relative to GND ⁽²⁾	-0.5 to 5.5	V
V _{TS}	Voltage applied to 3-state output ⁽²⁾	-0.5 to 5.5	V
T _{STG}	Storage temperature (ambient) ⁽⁴⁾	-65 to +150	°C
TJ	Junction temperature	+125	°C

Notes:

1. All automotive customers are required to set the Macrocell Power Setting to low, and set Logic Optimization to density.

 Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to +7.0V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA. External I/O voltage may not exceed V_{CCINT} by 4.0V.

- 3. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- 4. For soldering guidelines and thermal considerations, see the <u>Device Packaging</u> information on the Xilinx website. For Pb-free packages, see <u>XAPP427</u>.

Recommended Operation Conditions

Symbol	Parameter			Мах	Units
т	Ambient temperature	I-Grade	-40	+85	°C
T _A		Q-Grade	-40	+105	°C
V _{CCINT}	Supply voltage for internal logic and input buffers		3.0	3.6	V
V	Supply voltage for output drivers for 3.3V operation		3.0	3.6	V
V _{CCIO}	Supply voltage for output drivers for 2.5V operation		2.3	2.7	V
V _{IL}	Low-level input voltage		0	0.80	V
V _{IH}	High-level input voltage	2.0	5.5	V	
V _O	Output voltage		0	V _{CCIO}	V

Quality and Reliability Characteristics

Symbol	Parameter	Min	Max	Units
T _{DR}	Data Retention	20	-	Years
N _{PE}	Program/Erase Cycles (Endurance) @ T _A = 70°	10,000	-	Cycles
V _{ESD}	Electrostatic Discharge (ESD)	2,000	-	Volts

DC Characteristic Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Min	Мах	Units
Maria	Output high voltage for 3.3V outputs	I _{OH} = -4.0 mA	2.4	-	V
V _{OH}	Output high voltage for 2.5V outputs	I _{OH} = –500 μA	90% V _{CCIO}	-	V
V.	Output low voltage for 3.3V outputs	I _{OL} = 8.0 mA	-	0.4	V
V _{OL}	Output low voltage for 2.5V outputs	I _{OL} = 500 μA	-	0.4	V
۱ _{IL}	Input leakage current	V_{CC} = Max; V_{IN} = GND or V_{CC}	-	±10	μA
I _{IH}	I/O high-Z leakage current	V_{CC} = Max; V_{IN} = GND or V_{CC}	-	±10	μA

Symbol	Parameter	Test Conditions	Min	Мах	Units
IIH	I/O high-Z leakage current	V_{CC} = Max; V_{CCIO} = Max; V_{IN} = GND or 3.6V	-	±10	μA
		V _{CC} Min < V _{IN} < 5.5V	-	±50	μA
C _{IN}	I/O capacitance	V _{IN} = GND; f = 1.0 MHz	-	10	pF
I _{CC}	Operating supply current (low power mode, active)	V _{IN} = GND, No load; f = 1.0 MHz	10 (Typio	cal)	mA

AC Characteristics

		XA953	XA9536XL-15			
Symbol	Parameter	Min	Min Max			
T _{PD}	I/O to output valid	-	15.5	ns		
Τ _{SU}	I/O setup time before GCK	12.0	-	ns		
Т _Н	I/O hold time after GCK	0	-	ns		
T _{CO}	GCK to output valid	-	5.8	ns		
f_{SYSTEM}	Multiple FB internal operating frequency	-	64.5	MHz		
T _{PSU}	I/O setup time before p-term clock input	7.6	-	ns		
T _{PH}	I/O hold time after p-term clock input	0.0	-	ns		
T _{PCO}	P-term clock output valid	-	10.2	ns		
T _{OE}	GTS to output valid	-	7.0	ns		
T _{OD}	GTS to output disable	-	7.0	ns		
T _{POE}	Product term OE to output enabled	-	11.0	ns		
T _{POD}	Product term OE to output disabled	-	11.0	ns		
T _{AO}	GSR to output valid	-	14.5	ns		
T _{PAO}	P-term S/R to output valid	-	15.3	ns		
T _{WLH}	GCK pulse width (High or Low)	4.5	-	ns		
T _{APRPW}	Asynchronous preset/reset pulse width (High or Low)	7.0	-	ns		
T _{PLH}	P-term clock pulse width (High or Low)	7.0	-	ns		
T _{SUEC}	Clock enable setup	6.5	-	ns		
T _{HEC}	Clock enable hold	0	-	ns		




Figure 3: AC Load Circuit

Internal Timing Parameters

		XA953	6XL-15	
Symbol	Parameter	Min	Max	Units
Buffer Dela	ys	L		
T _{IN}	Input buffer delay	-	3.5	ns
Т _{GCK}	GCK buffer delay	-	1.8	ns
T _{GSR}	GSR buffer delay	-	4.5	ns
T _{GTS}	GTS buffer delay	-	7.0	ns
T _{OUT}	Output buffer delay	-	3.0	ns
T _{EN}	Output buffer enable/disable delay	, ,		ns
Product Ter	m Control Delays	I		
T _{PTCK}	Product term clock delay	-	2.7	ns
T _{PTSR}	Product term set/reset delay	-	1.8	ns
T _{PTTS}	Product term 3-state delay	-	7.5	ns
Internal Reg	jister and Combinatorial Delays	I	1	
T _{PDI}	Combinatorial logic propagation delay	-	1.7	ns
T _{SUI}	Register setup time	3.0	-	ns
Т _{НІ}	Register hold time	3.5	-	ns
T _{ECSU}	Register clock enable setup time	3.0	-	ns
T _{ECHO}	Register clock enable hold time	3.5	-	ns
т _{соі}	Register clock to output valid time	-	1.0	ns
T _{AOI}	Register async. S/R to output delay	-	7.0	ns
T _{RAI}	Register async. S/R recover before clock	10.0	-	ns
T _{LOGI}	Internal logic delay	-	7.3	ns
Feedback Do	elays	L. L		
Τ _F	Fast CONNECT II feedback delay	-	4.2	ns
Time Adder	S			
T _{PTA}	Incremental product term allocator delay	-	1.0	ns
T _{SLEW}	Slew-rate limited delay	-	4.5	ns

XA9536XL I/O Pins

Function Block	Macro- cell	VQG44	BScan Order	Function Block	Macro- cell	VQG44	BScan Order
1	1	40	105	2	1	39	51
1	2	41	102	2	2	38	48
1	3	43(1)	99	2	3	36 ⁽¹⁾	45
1	4	42	96	2	4	37	42
1	5	44 ⁽¹⁾	93	2	5	34(1)	39
1	6	2	90	2	6	33(1)	36
1	7	1(1)	87	2	7	32	33
1	8	3	84	2	8	31	30
1	9	5	81	2	9	30	27
1	10	6	78	2	10	29	24
1	11	7	75	2	11	28	21
1	12	8	72	2	12	27	18
1	13	12	69	2	13	23	15
1	14	13	66	2	14	22	12
1	15	14	63	2	15	21	9
1	16	16	60	2	16	20	6
1	17	18	57	2	17	19	3
1	18	-	54	2	18	-	0


Notes:

1. Global control pin.

XA9536XL Global, JTAG and Power Pins

Pin Type	VQG44
I/O/GCK1	43
I/O/GCK2	44
I/O/GCK3	1
I/O/GTS1	36
I/O/GTS2	34
I/O/GSR	33
ТСК	11
TDI	9
TDO	24
TMS	10
V _{CCINT} 3.3V	15, 35
V _{CCIO} 2.5V/3.3V	26
GND	4, 17, 25
No Connects	-

Device Part Marking and Ordering Combination Information




Sample package with part marking.

Device Ordering and Part Marking Number	Speed (pin-to-pin delay)	Pkg. Symbol	No. of Pins	Package Type	Operating Range ⁽¹⁾
XA9536XL-15VQG44I	15.5 ns	VQG44	44-pin	Quad Flat Pack (VQFP)	I
XA9536XL-15VQG44Q	15.5 ns	VQG44	44-pin	Quad Flat Pack (VQFP)	Q

Notes:

1. I-Grade: $T_A = -40^\circ$ to +85°C; Q-Grade: $T_A = -40^\circ$ to +105°C.



XA9500XL Automotive Requirements and Recommendations

Requirements

The following requirements are for all automotive applications:

- All automotive customers are required to keep the Macrocell Power selection set to low, and the Logic Optimization set to density when designing with ISE software. These are the default settings when XA9500XL devices are selected for design. These settings are found on the Process Properties page for Implement Design. See the ISE Online Help for details on these properties.
- 2. Use a monotonic, fast ramp power supply to power up XA9500XL . A V_{CC} ramp time of less than 1 ms is required.
- Do not float I/O pins during device operation. Floating I/O pins can increase I_{CC} as input buffers will draw 1-2 mA per floating input. In addition, when I/O pins are floated, noise can propagate to the center of the CPLD.

I/O pins should be appropriately terminated with keeper/bus-hold. Unused I/Os can also be configured as C_{GND} (programmable GND).

- 4. Do not drive I/O pins without V_{CC}/V_{CCIO} powered.
- 5. Sink current when driving LEDs. Because all Xilinx CPLDs have N-channel pull-down transistors on outputs, it is required that an LED anode is sourced through a resistor externally to V_{CC} . Consequently, this will give the brightest solution.
- Avoid external pull-down resistors. Always use external pull-up resistors if external termination is required. This is because the XA9500XL Automotive CPLD, which includes some I/O driving circuits beyond the input and output buffers, may have contention with external pull-down resistors, and, consequently, the I/O will not switch as expected.
- 7. Do not drive I/Os pins above the V_{CCIO} assigned to its I/O bank.

- a. The current flow can go into V_{CCIO} and affect a user voltage regulator.
- b. It can also increase undesired leakage current associated with the device.
- c. If done for too long, it can reduce the life of the device.
- 8. Do not rely on the I/O states before the CPLD configures.
- 9. Use a voltage regulator which can provide sufficient current during device power up. As a rule of thumb, the regulator needs to provide at least three times the peak current while powering up a CPLD in order to guarantee the CPLD can configure successfully.
- 10. Ensure external JTAG terminations for TMS, TCK, TDI, TDO comply with IEEE 1149.1. All Xilinx CPLDs have internal weak pull-ups of ~50 k Ω on TDI, TMS, and TCK.
- 11. Attach all CPLD V_{CC} and GND pins in order to have necessary power and ground supplies around the CPLD.
- 12. Decouple all V_{CC} and V_{CCIO} pins with capacitors of 0.01 μ F and 0.1 μ F closest to the pins for each V_{CC}/V_{CCIO}-GND pair.

Recommendations

The following recommendations are for all automotive applications.

- 1. Use strict synchronous design (only one clocking event) if possible. A synchronous system is more robust than an asynchronous one.
- 2. Include JTAG stakes on the PCB. JTAG stakes can be used to test the part on the PCB. They add benefit in reprogramming part on the PCB, inspecting chip

internals with INTEST, identifying stuck pins, and inspecting programming patterns (if not secured).

- 3. XA9500XL Automotive CPLDs work with any power sequence, but it is preferable to power the V_{CCI} (internal V_{CC}) before the V_{CCIO} for the applications in which any glitches from device I/Os are unwanted.
- Do not disregard report file warnings. Software identifies potential problems when compiling, so the report file is worth inspecting to see exactly how your design is mapped onto the logic.
- Understand the Timing Report. This report file provides a speed summary along with warnings. Read the timing file (*.tim) carefully. Analyze key signal chains to determine limits to given clock(s) based on logic analysis.
- Review Fitter Report equations. Equations can be shown in ABEL-like format, or can also be displayed in Verilog or VHDL formats. The Fitter Report also includes switch settings that are very informative of other device behaviors.
- Let design software define pinouts if possible. Xilinx CPLD software works best when it selects the I/O pins and manages resources for users. It can spread signals around and improve pin-locking. If users must define pins, plan resources in advance.
- Perform a post-fit simulation for all speeds to identify any possible problems (such as race conditions) that might occur when fast-speed silicon is used instead of slow-speed silicon.
- 9. Distribute SSOs (Simultaneously Switching Outputs) evenly around the CPLD to reduce switching noise.
- 10. Terminate high speed outputs to eliminate noise caused by very fast rising/falling edges.