

## Features

- Optimized for 1.8V systems
  - As fast as 3.8 ns pin-to-pin logic delays
  - As low as 12  $\mu$ A quiescent current
- Industry's best 0.18 micron CMOS CPLD
  - Optimized architecture for effective logic synthesis
  - Multi-voltage I/O operation: 1.5V through 3.3V
- Available in multiple package options
  - 32-land QFN with 21 user I/Os
  - 44-pin VQFP with 33 user I/Os
  - 56-ball CP BGA with 33 user I/Os
  - Pb-free available for all packages
- Advanced system features
  - Fastest in system programming
    - 1.8V ISP using IEEE 1532 (JTAG) interface
  - IEEE1149.1 JTAG Boundary Scan Test
  - Optional Schmitt-trigger input (per pin)
  - Two separate I/O banks
  - RealDigital 100% CMOS product term generation
  - Flexible clocking modes
  - Optional DualEDGE triggered registers
  - Global signal options with macrocell control
    - Multiple global clocks with phase selection per macrocell
    - Multiple global output enables
    - Global set/reset
  - Efficient control term clocks, output enables and set/resets for each macrocell and shared across function blocks
  - Advanced design security
  - Open-drain output option for Wired-OR and LED drive
  - Optional configurable grounds on unused I/Os
  - Optional bus-hold, 3-state, or weak pullup on selected I/O pins
  - Mixed I/O voltages compatible with 1.5V, 1.8V, 2.5V, and 3.3V logic levels
  - PLA architecture
    - Superior pinout retention
    - 100% product term routability across function block
  - Hot pluggable

Refer to the CoolRunner™-II family data sheet for the architecture description.

## Description

The CoolRunner™-II 32-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communication equipment and high speed to battery operated devices. Due to the low power stand-by and dynamic operation, overall system reliability is improved.

This device consists of two Function Blocks interconnected by a low power Advanced Interconnect Matrix (AIM). The AIM feeds 40 true and complement inputs to each Function Block. The Function Blocks consist of a 40 by 56 P-term PLA and 16 macrocells which contain numerous configuration bits that allow for combinational or registered modes of operation.

Additionally, these registers can be globally reset or preset and configured as a D or T flip-flop or as a D latch. There are also multiple clock signals, both global and local product term types, configured on a per macrocell basis. Output pin configurations include slew rate limit, bus hold, pull-up, open drain, and programmable grounds. A Schmitt trigger input is available on a per input pin basis. In addition to storing macrocell output states, the macrocell registers can be configured as "direct input" registers to store signals directly from input pins.

Clocking is available on a global or Function Block basis. Three global clocks are available for all Function Blocks as a synchronous clock source. Macrocell registers can be individually configured to power up to the zero or one state. A global set/reset control line is also available to asynchronously set or reset selected registers during operation. Additional local clock, synchronous clock-enable, asynchronous set/reset, and output enable signals can be formed using product terms on a per-macrocell or per-Function Block basis.

The CoolRunner-II 32-macrocell CPLD is I/O compatible with standard LVTTTL and LVCMOS18, LVCMOS25, and LVCMOS33 (see [Table 1](#)). This device is also 1.5V I/O compatible with the use of Schmitt-trigger inputs.

Another feature that eases voltage translation is I/O banking. Two I/O banks are available on the CoolRunner-II 32A macrocell device that permit easy interfacing to 3.3V, 2.5V, 1.8V, and 1.5V devices.

## RealDigital Design Technology

Xilinx® CoolRunner-II CPLDs are fabricated on a 0.18 micron process technology which is derived from leading edge FPGA product development. CoolRunner-II CPLDs employ RealDigital, a design technique that makes use of CMOS technology in both the fabrication and design methodology. RealDigital design technology employs a cascade of CMOS gates to implement sum of products instead of traditional sense amplifier methodology. Due to this technology, Xilinx CoolRunner-II CPLDs achieve both high performance and low power operation.

## Supported I/O Standards

The CoolRunner-II CPLD 32 macrocell features both LVCMOS and LVTTTL I/O implementations. See [Table 1](#) for I/O standard voltages. The LVTTTL I/O standard is a general purpose EIA/JEDEC standard for 3.3V applications that use an LVTTTL input buffer and Push-Pull output buffer. The

LVCMOS standard is used in 3.3V, 2.5V, and 1.8V applications. CoolRunner-II CPLDs are also 1.5V I/O compatible with the use of Schmitt-trigger inputs.

Table 1: I/O Standards for XC2C32A

IOSTANDARD Attribute	Output V <sub>CCIO</sub>	Input V <sub>CCIO</sub>	Input V <sub>REF</sub>	Board Termination Voltage V <sub>T</sub>
LVTTTL	3.3	3.3	N/A	N/A
LVCMOS33	3.3	3.3	N/A	N/A
LVCMOS25	2.5	2.5	N/A	N/A
LVCMOS18	1.8	1.8	N/A	N/A
LVCMOS15 <sup>(1)</sup>	1.5	1.5	N/A	N/A

1. LVCMOS15 requires Schmitt-trigger inputs.




Figure 1: I<sub>CC</sub> vs. Frequency

Table 2: I<sub>CC</sub> vs. Frequency (LVCMOS 1.8V T<sub>A</sub> = 25°C)<sup>(1)</sup>

	Frequency (MHz)										
	0	25	50	75	100	150	175	200	225	250	300
Typical I <sub>CC</sub> (mA)	0.016	0.87	1.75	2.61	3.44	5.16	5.99	6.81	7.63	8.36	9.93

### Notes:

- 16-bit up/down, resettable binary counter (one counter per function block).

## Absolute Maximum Ratings

Symbol	Description	Value	Units
$V_{CC}$	Supply voltage relative to ground	-0.5 to 2.0	V
$V_{CCIO}$	Supply voltage for output drivers	-0.5 to 4.0	V
$V_{JTAG}^{(2)}$	JTAG input voltage limits	-0.5 to 4.0	V
$V_{CCAUX}$	JTAG input supply voltage	-0.5 to 4.0	V
$V_{IN}^{(1)}$	Input voltage relative to ground	-0.5 to 4.0	V
$V_{TS}^{(1)}$	Voltage applied to 3-state output	-0.5 to 4.0	V
$T_{STG}^{(3)}$	Storage Temperature (ambient)	-65 to +150	°C
$T_J$	Junction Temperature	+150	°C

### Notes:

- Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easiest to achieve. During transitions, the device pins might undershoot to -2.0V or overshoot to +4.5V, provided this overshoot or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.
- Valid over commercial temperature range.
- For soldering guidelines and thermal considerations, see the [Device Packaging](#) information on the Xilinx website. For Pb free packages, see [XAPP427](#).

## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	
$V_{CC}$	Supply voltage for internal logic and input buffers	Commercial $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$	1.7	1.9	V
		Industrial $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	1.7	1.9	V
$V_{CCIO}$	Supply voltage for output drivers @ 3.3V operation	3.0	3.6	V	
	Supply voltage for output drivers @ 2.5V operation	2.3	2.7	V	
	Supply voltage for output drivers @ 1.8V operation	1.7	1.9	V	
	Supply voltage for output drivers @ 1.5V operation	1.4	1.6	V	
$V_{CCAUX}$	JTAG programming pins	1.7	3.6	V	

## DC Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Typical	Max.	Units
$I_{CCSB}$	Standby current Commercial	$V_{CC} = 1.9\text{V}$ , $V_{CCIO} = 3.6\text{V}$	22	90	$\mu\text{A}$
$I_{CCSB}$	Standby current Industrial	$V_{CC} = 1.9\text{V}$ , $V_{CCIO} = 3.6\text{V}$	38	150	$\mu\text{A}$
$I_{CC}^{(1)}$	Dynamic current	$f = 1\text{ MHz}$	-	0.25	mA
		$f = 50\text{ MHz}$	-	2.5	mA
$C_{JTAG}$	JTAG input capacitance	$f = 1\text{ MHz}$	-	10	pF
$C_{CLK}$	Global clock input capacitance	$f = 1\text{ MHz}$	-	12	pF
$C_{IO}$	I/O capacitance	$f = 1\text{ MHz}$	-	10	pF
$I_{IL}^{(2)}$	Input leakage current	$V_{IN} = 0\text{V}$ or $V_{CCIO}$ to 3.9V	-	+/-1	$\mu\text{A}$
$I_{IH}^{(2)}$	I/O High-Z leakage	$V_{IN} = 0\text{V}$ or $V_{CCIO}$ to 3.9V	-	+/-1	$\mu\text{A}$

### Notes:

- 16-bit up/down resettable binary counter (one per Function Block) tested at  $V_{CC} = V_{CCIO} = 1.9\text{V}$ .
- See Quality and Reliability section of the CoolRunner-II family data sheet.

## LVC MOS 3.3V and LV TTL 3.3V DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage		3.0	3.6	V
$V_{IH}$	High level input voltage		2	3.9	V
$V_{IL}$	Low level input voltage		-0.3	0.8	V
$V_{OH}$	High level output voltage	$I_{OH} = -8 \text{ mA}, V_{CCIO} = 3\text{V}$	$V_{CCIO} - 0.4\text{V}$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 3\text{V}$	$V_{CCIO} - 0.2\text{V}$	-	V
$V_{OL}$	Low level output voltage	$I_{OL} = 8 \text{ mA}, V_{CCIO} = 3\text{V}$	-	0.4	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 3\text{V}$	-	0.2	V

## LVC MOS 2.5V DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage		2.3	2.7	V
$V_{IH}$	High level input voltage		1.7	$V_{CCIO} + 0.3^{(1)}$	V
$V_{IL}$	Low level input voltage		-0.3	0.7	V
$V_{OH}$	High level output voltage	$I_{OH} = -8 \text{ mA}, V_{CCIO} = 2.3\text{V}$	$V_{CCIO} - 0.4\text{V}$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 2.3\text{V}$	$V_{CCIO} - 0.2\text{V}$	-	V
$V_{OL}$	Low level output voltage	$I_{OL} = 8 \text{ mA}, V_{CCIO} = 2.3\text{V}$	-	0.4	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 2.3\text{V}$	-	0.2	V

1. The  $V_{IH}$  Max value represents the JEDEC specification for LVC MOS25. The CoolRunner-II CPLD input buffer can tolerate up to 3.9V without physical damage.

## LVC MOS 1.8V DC Voltage Specifications

Symbol	Parameter <sup>(1)</sup>	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage		1.7	1.9	V
$V_{IH}$	High level input voltage		$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3^{(1)}$	V
$V_{IL}$	Low level input voltage		-0.3	$0.35 \times V_{CCIO}$	V
$V_{OH}$	High level output voltage	$I_{OH} = -8 \text{ mA}, V_{CCIO} = 1.7\text{V}$	$V_{CCIO} - 0.45$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 1.7\text{V}$	$V_{CCIO} - 0.2$	-	V
$V_{OL}$	Low level output voltage	$I_{OL} = 8 \text{ mA}, V_{CCIO} = 1.7\text{V}$	-	0.45	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 1.7\text{V}$	-	0.2	V

1. The  $V_{IH}$  Max value represents the JEDEC specification for LVC MOS18. The CoolRunner-II CPLD input buffer can tolerate up to 3.9V without physical damage.

## LVC MOS 1.5V DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage		1.4	1.6	V
$V_{T+}$	Input hysteresis threshold voltage		$0.5 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	V
$V_{T-}$			$0.2 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	V
$V_{OH}$	High level output voltage	$I_{OH} = -8 \text{ mA}, V_{CCIO} = 1.4\text{V}$	$V_{CCIO} - 0.45$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 1.4\text{V}$	$V_{CCIO} - 0.2$	-	V
$V_{OL}$	Low level output voltage	$I_{OL} = 8 \text{ mA}, V_{CCIO} = 1.4\text{V}$	-	0.4	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 1.4\text{V}$	-	0.2	V

### Notes:

1. Hysteresis used on 1.5V inputs.

## Schmitt Trigger Input DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage		1.4	3.9	V
$V_{T+}$	Input hysteresis threshold voltage		$0.5 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	V
$V_{T-}$			$0.2 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	V

## AC Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	-4		-6		Units
		Min.	Max.	Min.	Max.	
$T_{PD1}$	Propagation delay single p-term	-	3.8	-	5.5	ns
$T_{PD2}$	Propagation delay OR array	-	4.0	-	6.0	ns
$T_{SUD}$	Direct input register clock setup time	1.7	-	2.2	-	ns
$T_{SU1}$	Setup time fast (single p-term)	1.9	-	2.6	-	ns
$T_{SU2}$	Setup time (OR array)	2.1	-	3.1	-	ns
$T_{HD}$	Direct input register hold time	0.0	-	0.0	-	ns
$T_H$	P-term hold time	0.0	-	0.0	-	ns
$T_{CO}$	Clock to output	-	3.7	-	4.7	ns
$F_{TOGGLE}^{(1)}$	Internal toggle rate	-	500	-	300	MHz
$F_{SYSTEM1}^{(2)}$	Maximum system frequency	-	323	-	200	MHz
$F_{SYSTEM2}^{(2)}$	Maximum system frequency	-	303	-	182	MHz
$F_{EXT1}^{(3)}$	Maximum external frequency	-	179	-	137	MHz
$F_{EXT2}^{(3)}$	Maximum external frequency	-	172	-	128	MHz
$T_{PSUD}$	Direct input register p-term clock setup time	0.4	-	0.9	-	ns
$T_{PSU1}$	P-term clock setup time (single p-term)	0.6	-	1.3	-	ns
$T_{PSU2}$	P-term clock setup time (OR array)	0.8	-	1.8	-	ns
$T_{PHD}$	Direct input register p-term clock hold time	1.5	-	1.6	-	ns
$T_{PH}$	P-term clock hold	1.3	-	1.2	-	ns
$T_{PCO}$	P-term clock to output	-	5.0	-	6.0	ns
$T_{OE}/T_{OD}$	Global OE to output enable/disable	-	4.7	-	5.5	ns
$T_{POE}/T_{POD}$	P-term OE to output enable/disable	-	6.2	-	6.7	ns
$T_{MOE}/T_{MOD}$	Macrocell driven OE to output enable/disable	-	6.2	-	6.9	ns
$T_{PAO}$	P-term set/reset to output valid	-	5.5	-	6.8	ns
$T_{AO}$	Global set/reset to output valid	-	4.5	-	5.5	ns
$T_{SUEC}$	Register clock enable setup time	2.0	-	3.0	-	ns
$T_{HEC}$	Register clock enable hold time	0.0	-	0.0	-	ns
$T_{CW}$	Global clock pulse width High or Low	1.4	-	2.2	-	ns
$T_{PCW}$	P-term pulse width High or Low	4.0	-	6.0	-	ns
$T_{APRPW}$	Asynchronous preset/reset pulse width (High or Low)	4.0	-	6.0	-	ns
$T_{CONFIG}^{(4)}$	Configuration time	-	50	-	50	$\mu$ s

### Notes:

- $F_{TOGGLE}$  is the maximum clock frequency to which a T-Flip Flop can reliably toggle (see the CoolRunner-II family data sheet).
- $F_{SYSTEM1}$  ( $1/T_{CYCLE}$ ) is the internal operating frequency for a device fully populated with one 16-bit counter through one p-term per macrocell while  $F_{SYSTEM2}$  is through the OR array.
- $F_{EXT1}$  ( $1/(T_{SU1}+T_{CO})$ ) is the maximum external frequency using one p-term while  $F_{EXT2}$  is through the OR array.
- Typical configuration current during  $T_{CONFIG}$  is 500  $\mu$ A.

## Internal Timing Parameters

Symbol	Parameter <sup>(1)</sup>	-4		-6		Units
		Min.	Max.	Min.	Max.	
<b>Buffer Delays</b>						
T <sub>IN</sub>	Input buffer delay	-	1.3	-	1.7	ns
T <sub>DIN</sub>	Direct register input delay	-	1.5	-	2.4	ns
T <sub>GCK</sub>	Global Clock buffer delay	-	1.3	-	2.0	ns
T <sub>GSR</sub>	Global set/reset buffer delay	-	1.6	-	2.0	ns
T <sub>GTS</sub>	Global 3-state buffer delay	-	1.1	-	2.1	ns
T <sub>OUT</sub>	Output buffer delay	-	1.8	-	2.0	ns
T <sub>EN</sub>	Output buffer enable/disable delay	-	2.9	-	3.4	ns
<b>P-term Delays</b>						
T <sub>CT</sub>	Control term delay	-	1.3	-	1.6	ns
T <sub>LOGI1</sub>	Single p-term delay adder	-	0.4	-	1.1	ns
T <sub>LOGI2</sub>	Multiple p-term delay adder	-	0.2	-	0.5	ns
<b>Macrocell Delay</b>						
T <sub>PDI</sub>	Input to output valid	-	0.3	-	0.7	ns
T <sub>LDI</sub>	Setup before clock (transparent latch)	-	1.5	-	2.5	ns
T <sub>SUI</sub>	Setup before clock	1.5	-	1.8	-	ns
T <sub>HI</sub>	Hold after clock	0.0	-	0.0	-	ns
T <sub>ECSU</sub>	Enable clock setup time	0.7	-	1.7	-	ns
T <sub>ECHO</sub>	Enable clock hold time	0.0	-	0.0	-	ns
T <sub>COI</sub>	Clock to output valid	-	0.6	-	0.7	ns
T <sub>AOI</sub>	Set/reset to output valid	-	1.1	-	1.5	ns
<b>Feedback Delays</b>						
T <sub>F</sub>	Feedback delay	-	0.6	-	1.4	ns
T <sub>OEM</sub>	Macrocell to global OE delay	-	0.7	-	0.8	ns
<b>I/O Standard Time Adder Delays 1.5V CMOS</b>						
T <sub>HYS15</sub>	Hysteresis input adder	-	3.0	-	4.0	ns
T <sub>OUT15</sub>	Output adder	-	0.8	-	1.0	ns
T <sub>SLEW15</sub>	Output slew rate adder	-	4.0	-	5.0	ns
<b>I/O Standard Time Adder Delays 1.8V CMOS</b>						
T <sub>HYS18</sub>	Hysteresis input adder	-	3.0	-	4.0	ns
T <sub>OUT18</sub>	Output adder	-	0.0	-	0.0	ns
T <sub>SLEW</sub>	Output slew rate adder	-	4.0	-	5.0	ns


## Internal Timing Parameters (Continued)

Symbol	Parameter <sup>(1)</sup>	-4		-6		Units
		Min.	Max.	Min.	Max.	
<b>I/O Standard Time Adder Delays 2.5V CMOS</b>						
T <sub>IN25</sub>	Standard input adder	-	0.5	-	0.6	ns
T <sub>HYS25</sub>	Hysteresis input adder	-	3.0	-	4.0	ns
T <sub>OUT25</sub>	Output adder	-	0.6	-	0.7	ns
T <sub>SLEW25</sub>	Output slew rate adder	-	4.0	-	5.0	ns
<b>I/O Standard Time Adder Delays 3.3V CMOS/TTL</b>						
T <sub>IN33</sub>	Standard input adder	-	0.5	-	0.6	ns
T <sub>HYS33</sub>	Hysteresis input adder	-	3.0	-	4.0	ns
T <sub>OUT33</sub>	Output adder	-	1.0	-	1.2	ns
T <sub>SLEW33</sub>	Output slew rate adder	-	4.0	-	5.0	ns

**Notes:**

1. 1.5 ns input pin signal rise/fall.


## Switching Characteristics



DS091\_02\_112002

Figure 2: Derating Curve for T<sub>PD</sub>

## AC Test Circuit



Output Type	R <sub>1</sub>	R <sub>2</sub>	C <sub>L</sub>
LVTTTL33	268Ω	235Ω	35 pF
LVC MOS33	275Ω	275Ω	35 pF
LVC MOS25	188Ω	188Ω	35 pF
LVC MOS18	112.5Ω	112.5Ω	35 pF
LVC MOS15	150Ω	150Ω	35 pF

C<sub>L</sub> includes test fixtures and probe capacitance.  
1.5 nsec maximum rise/fall times on inputs.

DS310\_03\_102108

Figure 3: AC Load Circuit

## Typical I/O Output Curves




Figure 4: Typical I/V Curve for XC2C32A

## Pin Descriptions

Function Block	Macrocell	QFG32	PC44 <sup>(1)</sup>	VQ44	CP56	I/O Bank
1	1		44	38	F1	Bank 2
1	2		43	37	E3	Bank 2
1	3		42	36	E1	Bank 2
1(GTS1)	4	3	40	34	D1	Bank 2
1(GTS0)	5	2	39	33	C1	Bank 2
1(GTS3)	6	1	38	32	A3	Bank 2
1(GTS2)	7	32	37	31	A2	Bank 2
1(GSR)	8	31	36	30	B1	Bank 2
1	9	30	35	29	A1	Bank 2
1	10	29	34	28	C4	Bank 2
1	11	28	33	27	C5	Bank 2
1	12	24	29	23	C8	Bank 2
1	13		28	22	A10	Bank 2
1	14	23	27	21	B10	Bank 2
1	15		26	20	C10	Bank 2
1	16		25	19	E8	Bank 2
2	1	5	1	39	G1	Bank 1
2	2		2	40	F3	Bank 1
2	3		3	41	H1	Bank 1
2	4		4	42	G3	Bank 1
2(GCK0)	5	6	5	43	J1	Bank 1
2(GCK1)	6	7	6	44	K1	Bank 1
2(GCK2)	7	8	7	1	K2	Bank 1



## Pin Descriptions (Continued)

Function Block	Macrocell	QFG32	PC44 <sup>(1)</sup>	VQ44	CP56	I/O Bank
2	8	9	8	2	K3	Bank 1
2	9	10	9	3	H3	Bank 1
2	10		11	5	K5	Bank 1
2	11		12	6	H5	Bank 1
2	12	13	14	8	H8	Bank 1
2	13	17	18	12	K8	Bank 1
2	14	18	19	13	H10	Bank 1
2	15	19	20	14	G10	Bank 1
2	16		22	16	F10	Bank 1

**Notes:**

1. This is an obsolete package type. It remains here for legacy support only.
2. GTS = global output enable, GSR = global set reset, GCK = global clock.
3. GTS, GSR, and GCK pins can also be used for general purpose I/O.

## XC2C32A Global, JTAG, Power/Ground, and No Connect Pins

Pin Type	QFG32	PC44 <sup>(1)(2)</sup>	VQ44 <sup>(2)</sup>	CP56 <sup>(2)</sup>
TCK	16	17	11	K10
TDI	14	15	9	J10
TDO	25	30	24	A6
TMS	15	16	10	K9
Input Only	22 (bank 2)	24 (bank 2)	18 (bank 2)	D10 (bank 2)
V <sub>CCAUX</sub> (JTAG supply voltage)	4	41	35	D3
Power internal (V <sub>CC</sub> )	20	21	15	G8
Power bank 1 I/O (V <sub>CCIO1</sub> )	12	13	7	H6
Power bank 2 I/O (V <sub>CCIO2</sub> )	27	32	26	C6
Ground	11, 21, 26	10,23,31	4,17,25	H4, F8, C7
No connects		-	-	K4, K6, K7, H7, E10, A7, A9, D8, A5, A8, A4, C3
Total user I/O (includes dual function pins)	21	33	33	33

**Notes:**


1. This is an obsolete package type. It remains here for legacy support only.
2. All packages pin compatible with larger macrocell densities.

## Ordering Information

Part Number	Pin/Ball Spacing	$\theta_{JA}$ (°C/Watt)	$\theta_{JC}$ (°C/Watt)	Package Type	Package Body Dimensions	I/O	Comm. (C) Ind. (I) <sup>(1)</sup>
XC2C32A-4QFG32C	0.5mm	35.5	24.0	Quad Flat No Lead; Pb-free	5mm x 5mm	21	C
XC2C32A-6QFG32C	0.5mm	35.5	24.0	Quad Flat No Lead; Pb-free	5mm x 5mm	21	C
XC2C32A-4VQ44C	0.8mm	47.7	8.2	Very Thin Quad Flat Pack	10mm x 10mm	33	C
XC2C32A-6VQ44C	0.8mm	47.7	8.2	Very Thin Quad Flat Pack	10mm x 10mm	33	C
XC2C32A-4CP56C	0.5mm	66.0	14.9	Chip Scale Package	6mm x 6mm	33	C
XC2C32A-6CP56C	0.5mm	66.0	14.9	Chip Scale Package	6mm x 6mm	33	C
XC2C32A-4VQG44C	0.8mm	47.7	8.2	Very Thin Quad Flat Pack; Pb-free	10mm x 10mm	33	C
XC2C32A-6VQG44C	0.8mm	47.7	8.2	Very Thin Quad Flat Pack; Pb-free	10mm x 10mm	33	C
XC2C32A-4CPG56C	0.5mm	66.0	14.9	Chip Scale Package; Pb-free	6mm x 6mm	33	C
XC2C32A-6CPG56C	0.5mm	66.0	14.9	Chip Scale Package; Pb-free	6mm x 6mm	33	C
XC2C32A-6QFG32I	0.5mm	35.5	24.0	Quad Flat No Lead; Pb-free	5mm x 5mm	21	I
XC2C32A-6VQ44I	0.8mm	47.7	8.2	Very Thin Quad Flat Pack	10mm x 10mm	33	I
XC2C32A-6CP56I	0.5mm	66.0	14.9	Chip Scale Package	6mm x 6mm	33	I
XC2C32A-6VQG44I	0.8mm	47.7	8.2	Very Thin Quad Flat Pack; Pb-free	10mm x 10mm	33	I
XC2C32A-6CPG56I	0.5mm	66.0	14.9	Chip Scale Package; Pb-free	6mm x 6mm	33	I

**Notes:**

1. C = Commercial (TA = 0°C to +70°C); I = Industrial (TA = -40°C to +85°C)



## Device Part Marking





Figure 5: Sample Package with Part Marking


**Note:** Due to the small size of chip scale and quad flat no lead packages, the complete ordering part number cannot be included on the package marking. Part marking on chip scale and quad flat no lead packages by line are:

- Line 1 = X (Xilinx logo) then truncated part number
- Line 2 = Not related to device part number
- Line 3 = Not related to device part number
- Line 4 = Package code, speed, operating temperature, three digits not related to device part number. Package codes: C3 = CP56, C4 = CPG56, Q1 = QFG32.




- (1) - Global Output Enable
- (2) - Global Clock
- (3) - Global Set/Reset

Figure 6: QFG32 Package




- (1) - Global Output Enable
- (2) - Global Clock
- (3) - Global Set/Reset

Figure 7: VQ44 Package



- (1) - Global Output Enable
- (2) - Global Clock
- (3) - Global Set/Reset

Figure 8: PC44 Package



- (1) - Global Output Enable  
 (2) - Global Clock  
 (3) - Global Set/Reset

Figure 9: CP56 Package

## Warranty Disclaimer

THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

## Additional Information

Additional information is available for the following CoolRunner-II topics:

- XAPP784: Bulletproof CPLD Design Practices
- XAPP375: Timing Model
- XAPP376: Logic Engine
- XAPP378: Advanced Features
- XAPP382: I/O Characteristics
- XAPP389: Powering CoolRunner-II
- XAPP399: Assigning VREF Pins

To access these and all application notes with their associated reference designs, click the following links and scroll down the page until you find the document you want:

[CoolRunner-II CPLD Data Sheets and Application Notes](#)  
[Device Packages](#)

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
6/15/04	1.0	Initial Xilinx release.
8/30/04	1.1	Pb-free documentation
10/01/04	1.2	Add Asynchronous Preset/Reset Pulse Width specification to AC Electrical Characteristics.
11/08/04	1.3	Product Release. No changes to documentation.
11/22/04	1.4	Changes to output enable/disable specifications; changes to $I_{CCSB}$ .
02/17/05	1.5	Changes to $f_{TOGGLE}$ , $t_{SLEW25}$ , and $t_{SLEW33}$
03/07/05	1.6	Improvement of pin-to-pin logic delay, page 1. Modifications to Table 1, IOSTANDARDS.
06/28/05	1.7	Move to Product Specification. Change to $T_{IN25}$ , $T_{OUT25}$ , $T_{IN33}$ , and $T_{OUT33}$ .
03/20/06	1.8	Add Warranty Disclaimer. Add note to Pin Descriptions that GCK, GSR, and GTS pins can also be used for general purpose I/O.
02/15/07	1.9	Change to $V_{IH}$ specification for 2.5V and 1.8V LVCMOS. Change to $T_{OEM}$ for -4 speed grade.
03/08/07	2.0	Fixed typo in note for $V_{IL}$ for LVCMOS18; removed note for $V_{IL}$ for LVCMOS33.
11/06/08	2.1	Added note to Pin Description tables to indicate the PC44 packages are obsolete. Removed part numbers for devices in PC44 packages from ordering information. See Product Discontinuation Notice <a href="#">xcn07022.pdf</a> .