

# XP10TN135K


**Halogen-Free Product**



N-CHANNEL ENHANCEMENT MODE

POWER MOSFET


- ▼ Simple Drive Requirement
- ▼ Lower Gate Charge
- ▼ Fast Switching Characteristic
- ▼ Halogen Free & RoHS Compliant Product



$BV_{DSS}$	100V
$R_{DS(ON)}$	135m $\Omega$
$I_D$	3A

## Description

XP10TN135 series are innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.



The SOT-223 package is designed for surface mount application, larger heatsink than SO-8 and SOT package.

## Absolute Maximum Ratings @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	100	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_A=25^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS}$ @ 10V	3	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS}$ @ 10V	2.4	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	12	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	2.78	W
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Data

Symbol	Parameter	Value	Units
Rthj-a	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	45	$^\circ\text{C}/\text{W}$

**Electrical Characteristics @ $T_J=25^{\circ}\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	100	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=3A$	-	115	135	$m\Omega$
		$V_{GS}=4.5V, I_D=2A$	-	122	145	$m\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1	1.7	3	V
$g_{fs}$	Forward Transconductance	$V_{DS}=5V, I_D=3A$	-	11	-	S
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=80V, V_{GS}=0V$	-	-	25	$\mu A$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge	$I_D=3A$	-	12	20	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS}=80V$	-	2.2	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge	$V_{GS}=10V$	-	2.5	-	nC
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=50V$	-	7	-	ns
$t_r$	Rise Time	$I_D=1A$	-	5	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	16	-	ns
$t_f$	Fall Time	$V_{GS}=10V$	-	6	-	ns
$C_{iss}$	Input Capacitance	$V_{GS}=0V$	-	610	980	pF
$C_{oss}$	Output Capacitance	$V_{DS}=25V$	-	40	-	pF
$C_{rss}$	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	25	-	pF
$R_g$	Gate Resistance	$f=1.0\text{MHz}$	-	2.2	4.4	$\Omega$

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	$I_S=2A, V_{GS}=0V$	-	-	1.3	V
$t_{rr}$	Reverse Recovery Time	$I_S=3A, V_{GS}=0V,$	-	22	-	ns
$Q_{rr}$	Reverse Recovery Charge	$di/dt=100A/\mu s$	-	23	-	nC

**Notes:**

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board,  $t \leq 10\text{sec}$ ; 120 °C/W when mounted on Min. copper pad.


THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.


XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT

DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.


XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**




**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Forward Characteristic of Reverse Diode**




**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**




**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Transfer Characteristics**




**Fig 12. Drain Current v.s. Ambient Temperature**



**Fig 13. Normalized  $BV_{DSS}$  v.s. Junction Temperature**



**Fig 14. Total Power Dissipation**



**Fig 15. Typ. Drain-Source on State Resistance**