

XR31233, XR31234, XR31235

±36V Fault Tolerant, Single 3.3V

CAN Bus Transceivers

General Description

The XR31233, XR31234 and XR31235 are controller area network (CAN) transceivers that conform to the ISO 11898 standard. Each provides transmit and receive signaling rates up to 1Mbps between a differential CAN bus and a CAN controller.

These devices are designed with cross-wire protection, overvoltage protection up to $\pm 36V$, loss of ground protection, thermal shutdown protection and common-mode transient protection of $\pm 100V$ making them ideal for harsh environments used in industrial, automotive, transportation and building automation applications.

The low power consumption of the 3.3V supply makes these CAN transceivers desirable and are fully interoperable with 5V supplied transceivers on the same bus. They also offer high speed, slope control and low-power standby modes of operation.

FEATURES

- Single 3.3V operation
- ±36V fault tolerance on analog bus pins
 Extended -25V to +25V common mode
- operation
- Robust ESD protection:
 ±16kV HBM (bus pins)
 - $= \pm 8kV$ contact discharge (bus pins)
- □ ±3kV HBM (non-bus pins)
- Up to 1Mbps data rates
- 11898-2 ISO compatible
- GIFT/ICT compliant
- 5V tolerant LVTTL I/O's
- 200µA low current standby mode
- XR31233: Loopback mode
- XR31234: Ultra low current sleep mode
 50nA typical
- XR31235: Autobaud loopback mode

APPLICATIONS

- Industrial control systems
- Motor and robotic control
- Building and climate control (HVAC)
- Automotive and transportation

Ordering Information - Back Page




Figure 1: Typical CAN Bus

Typical Application

Absolute Maximum Ratings

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition may affect device reliability and lifetime.

V_{CC} 0.3V to 7V
Voltage at any bus terminal (CANH or CANL)36V to 36V
Voltage input, transient pulse, CANH and CANL, through 100Ω (Figure 9)100V to 100V
Input voltage (D, RS, EN, LBK, AB)0.5V to 7V
Output voltage0.5V to 7V
Receiver output current10mA to 10mA
Continuous total power dissipation540mW
Operating junction temperature 150°C
Storage temperature65°C to 150°C
Lead temperature (soldering 10 seconds) 300°C

Operating Conditions

V _{CC} supply range	0.0V to 3.6V
Operating temperature range40°	°C to 125°C
Package power dissipation, 8-pin NSOIC Θ_{JA}	.128.4°C/W

ESD Ratings

Human Body Model (HBM), bus pins	-16kV
Human Body Model (HBM), non-bus pins	±3kV
IEC61000-4-2 (Contact Discharge), bus pins	±8kV

Electrical Characteristics

Unless otherwise noted: V_{CC} = 3.0V to 3.6V, $T_A = T_{MIN}$ to T_{MAX} . Typical values are at V_{CC} = 3.3V, T_A = 25°C

Symbol	Parameter		Conditions	Min	Тур	Max	Units	
Driver D	C Characteristics							
Bus output voltage	CANH D at 0V, RS at 0V,		2.3		V _{CC}			
V _{O(D)}	(Dominant)	CANL	see Figure 3 and Figure 4	0.5		1.25	V	
Vo	Bus output voltage	CANH	D at 3V, RS at 0V,		2.3		v	
۷O	(Recessive)	CANL	see <u>Figure 3</u> and <u>Figure 4</u>		2.3		v	
V _{OD(D)}	Differential output voltage (Dominant)	D at 0V, RS at 0V, see Figure 3 and Figure 4	1.5	2	3	v	
VOD(D)	Differential output voltage (Dominanty	D at 0V, RS at 0V, see Figure 4 and Figure 5	1.2	2	3	, v	
V _{OD}	Differential output voltage (Rec	essive)	D at 3V, RS at 0V, see Figure 3 and Figure 4	-120		12	mV	
00			D at 3V, RS at 0V, No Load	-0.5		0.05	V	
V _{OC(PP)}	Peak-to-peak common-mode o	utput voltage	See Figure 12		1		v	
I _{IH}	High-level input current	D, EN, LBK, AB	D = 2V or EN = 2V or LBK = 2V or AB = 2V	-30		30	μA	
I _{IL}	Low-level input current	D, EN, LBK, AB	D = 0.8V or EN = 0.8V or LBK = 0.8V or AB = 0.8V	-30		30	μA	
			VCANH = -25V, CANL Open, see Figure 17	-250				
1	Short-circuit output current		VCANH = 25V, CANL Open, see <u>Figure 17</u>			3	mA	
l _{OS}	Short-circuit ouput current		VCANH = -25V, CANH Open, see <u>Figure 17</u>	-3			IIIA	
			VCANH = 25V, CANH Open, see <u>Figure 17</u>			250		
Co	Output capacitance		See receiver input capacitance					
I _{IRS(S)}	RS input current for standb	У	RS at 0.75 Vcc	-10			μA	
	s	Sleep	EN at 0V, D at V_{CC} , RS at 0V or VCC		0.05	2		
I _{CC} Supply	Supply ourrest	Standby	RS at V _{CC} , D at V _{CC} , AB at 0V, LBK at 0V, EN at V _{CC}		200	600	μA	
	Supply current	Dominant	D at 0V, No Load, AB at 0V, LBK at 0V			6	4	
		Recessive				6	— mA	

Electrical Characteristics, (Continued)

Unless otherwise noted: V_{CC} = 3.0V to 3.6V, $T_A = T_{MIN}$ to T_{MAX} . Typical values are at V_{CC} = 3.3V, T_A = 25°C.

Symbol	Parameter		Conditions	Min	Тур	Max	Units
Receiver	DC Characteristics		1				
V _{IT+}	Positive-going input three	shold voltage			750	900	
V _{IT-}	Negative-going input three	eshold voltage	AB at 0V, LBK at 0V, EN at VCC, see Table 1	500	650		mV
V _{HYS}	Hysteresis voltage (VIT+	to VIT–)			100		
		$V_{CC} < 3.3V$, $I_O = -4mA$, see Figure 8	2.0				
V _{OH}	DH High-level output voltage		$V_{CC} \ge 3.0V, I_O = -4mA,$ see Figure 8	2.4			V
V _{OL}	Low-level output voltage		I _O = 4mA, see <u>Figure 8</u>			0.4	
1	Due innut summert	CANH or CANL at 25V	Other bus pin at 0V, D at 3 V, AB at 0V, LBK at 0V, RS at 0V, EN at V _{CC}	400		1250	
I	Bus input current	CANH or CANL at –25V		-1400		-500	μΑ
CI	Input capacitance (CANH or CANL)		$\begin{array}{l} \mbox{Pin-to-ground,} \\ \mbox{VI} = 0.4 \mbox{ sin } (4E6\pi t) + 0.5V, \\ \mbox{D at } 3V, \mbox{ AB at } 0V, \mbox{ LBK at } 0V, \\ \mbox{EN at } V_{CC} \end{array}$		40		pF
C _{ID}	Differential input capacitance		$\begin{array}{l} \mbox{Pin-to-pin,} \\ \mbox{VI} = 0.4 \mbox{ sin } (4E6\pi t) + 0.5V, \\ \mbox{D at } 3V, \mbox{ AB at } 0V, \mbox{ LBK at } 0V, \\ \mbox{EN at } V_{CC} \end{array}$		20		pF
R _{ID}	Differential input resistance		D at 3V, AB at 0V, LBK at 0V,	40		100	kΩ
R _{IN}	Input resistance (CANH or C	CANL) to ground	EN at V _{CC}	20		50	kΩ

Electrical Characteristics (Continued)

Unless otherwise noted: V_{CC} = 3.0V to 3.6V, T_A = T_{MIN} to T_{MAX} . Typical values are at V_{CC} = 3.3V, T_A = 25°C.

Symbol	Parameter		Conditions	Min	Тур	Max	Units
Driver AC	Characteristics						
			RS at 0V, see Figure 6		35	85	ns
t _{PLH}	Propagation delay time, low-to-high-l	evel output	RS with $10k\Omega$ to ground, see Figure 6		70	125	
			RS with 100k Ω to ground, see Figure 6		500	870	
			RS at 0V, see Figure 6		70	120	
t _{PHL}	Propagation delay time, high-to-low-l	evel output	RS with $10k\Omega$ to ground, see Figure 6		130	180	ns
			RS with 100k Ω to ground, see Figure 6		870	1200	
			RS at 0V, see Figure 6		35		
t _{sk(p)}	Pulse skew (lt _{PHL} – t _{PLH} l)	Pulse skew(It _{PHL} - t _{PLH} I)			60		ns
		RS with 100k Ω to ground, see Figure 6		370			
t _r	Differential output signal rise time			5		70	ns
t _f	Differential output signal fall time		— RS at 0V, see Figure 6	5		70	ns
t _r	Differential output signal rise time		RS with $10k\Omega$ to ground,	30		135	ns
t _f	Differential output signal fall time		see Figure 6	30		135	ns
t _r	Differential output signal rise time		RS with 100k Ω to ground,	350		1400	ns
t _f	Differential output signal fall time		see Figure 6	350		1400	ns
t _{en(s)}	Enable time from standby to dominar	nt	See Figure 10		0.6	1.5	μs
t _{en(z)}	Enable time from sleep to dominant	XR31234	See Figure 11		1	5	μs
Receiver	AC Characteristics		·	·			
t _{PLH}	Propagation delay time, low-to-high-l	evel output			35	60	ns
t _{PHL}	Propagation delay time, high-to-low-l	Propagation delay time, high-to-low-level output Pulse skew ($ t_{PHL} - t_{PLH} $)			35	60	ns
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})				7		ns
t _r	Output signal rise time(1)					5	ns
t _f	Output signal fall time ⁽¹⁾					5	ns

NOTE:

1. This spec is guaranteed by design and bench characterization.




Electrical Characteristics, (Continued)

Unless otherwise noted: V_{CC} = 3.0V to 3.6V, $T_A = T_{MIN}$ to T_{MAX} . Typical values are at V_{CC} = 3.3V, T_A = 25°C.

Symbol	Parameter		Conditions	Min	Тур	Max	Units
Device AC Characteristics							
t _(LBK)	Loopback delay, driver input to receiver output	XR31233	See Figure 14		7.5	12	ns
t _(AB1)	Loopback delay, driver input to receiver output	VD01005	See Figure 15		10	20	ns
t _(AB2)	Loopback delay, bus input to receiver output	- XR31235	See Figure 16		35	60	ns
			RS at 0V, see Figure 13		70	135	
t _(loop1)	Total loop delay, driver input to receiver output, recessive to dominant		RS with $10k\Omega$ to ground, see Figure 13		105	190	ns
			RS with $100k\Omega$ to ground, see Figure 13		535	1000	
			RS at 0V, See Figure 13		70	135	
t _(loop2)	Total loop delay, driver inp dominant to recessive	Total loop delay, driver input to receiver output,			105	190	ns
			RS with $100k\Omega$ to ground, see Figure 13		535	1000	

Pin Configuration



Pin Functions

Pin Number	Pin Name	Туре	Descriptior	Description													
1	D	Input	CAN transm	CAN transmit data input (LOW for dominant and HIGH for recessive bus states), also called TXD, driver input.													
2	GND	Power	Ground.														
3	VCC	Power	3.3V power	supply input, bypass to	o ground with	0.1µF capacitor.											
4	R	Output	CAN receive output.	e data output (LOW for	dominant an	d HIGH for recessive bus states), also called RXD, receiver											
	LBK Input XR31		XR31233	Loopback mode input.	LBK = 1	Loopback mode. D input loops back to R output. D input does not drive or affect the activity of the CAN bus. Useful for checking connectivity and running diagnostics without disturbing the CAN bus.											
					LBK = 0	Normal mode. D input drives CAN bus. If $D = 0$, the CAN bus is dominant. If $D = 1$ the CAN bus is recessive. See Figure 4											
																EN = 1	Normal mode. D input drives CAN bus. If $D = 0$, the CAN bus is dominant. If $D = 1$ the CAN bus is recessive. See Figure 4.
5		Input	out XR31234	Enable input.	EN = 0	Sleep mode, low power.											
	AB	AB Input XR3	Input XR31235	B Input XR31235	$\Delta B = Input XB31236 $	Autobaud loopback mode input.	AB = 1	Autobaud loopback mode. Similar to loopback mode as the D input loops back to R output, except that the R output is a NOR function of the D input and the CAN bus activity. Useful for checking connectivity, running diagnostics and monitoring CAN bus activity, which allows local mode to detect and sync the baud rate up on the CAN bus.									
					AB = 0	Normal mode. D input drives CAN bus. If $D = 0$, the CAN bus is dominant. If $D = 1$ the CAN bus is recessive. See Figure 4											
6	CANL	I/O	Low level C	AN bus line.													
7	CANH	I/O	High level C	AN bus line.													
8	RS	Input		Mode select pin: strong pulldown to GND = high speed mode, strong pullup to V_{CC} = low power mode, 10k Ω to 100k Ω pulldown to GND = slope control mode.													

Device Functional Modes

Driver (XR31233 or XR31235)

	Inputs		Outputs			
D	LBK/AB	RS	CANH	CANL	Bus State	
Х	Х	> 0.75 V _{CC}	Z	Z	Recessive	
L	L or open	< 0.00 M	Н	L	Dominant	
H or open	Х	≤ 0.33 V _{CC}	Z	Z	Recessive	
Х	Н	≤ 0.33 V _{CC}	Z	Z	Recessive	

Receiver (XR31233)

	Output			
Bus State	V _{ID} = V _{CANH} –V _{CANL} LBK D			R
Dominant	$V_{ID} \ge 0.9V$	L or open	Х	L
Recessive	$V_{ID} \le 0.5V$ or open	L or open	H or open	Н
?	$0.5V < V_{ID} < 0.9V$	L or open	H or open	?
Х	Х		L	L
Х	X		Н	Н

Receiver (XR31235)

	Inputs					
Bus State	$V_{ID} = V_{CANH} - V_{CANL}$	AB	D	R		
Dominant	$V_{\text{ID}} \ge 0.9 \text{V}$	L or open	Х	L		
Recessive	$V_{ID} \le 0.5V$ or open	L or open	H or open	Н		
?	0.5V < V _{ID} < 0.9V	L or open	H or open	?		
Dominant	$V_{\text{ID}} \ge 0.9 \text{V}$	Н	Х	L		
Recessive	V _{ID} ≤ 0.5V or open	Н	Н	Н		
Recessive	V _{ID} ≤ 0.5V or open	Н	L	L		
?	0.5V < V _{ID} < 0.9V	Н	L	L		

Driver (XR31234)

	Inputs		Outputs			
D	EN	RS	CANH	CANL	Bus State	
L	Н	$\leq 0.33 \text{ V}_{\text{CC}}$	Н	L	Dominant	
Н	Х	$\leq 0.33 \text{ V}_{\text{CC}}$	Z	Z	Recessive	
Open	Х	Х	Z	Z	Recessive	
Х	Х	> 0.75 V _{CC}	Z	Z	Recessive	
Х	L or open	Х	Z	Z	Recessive	



Device Functional Modes (Continued)

Receiver (XR31234)

	Output		
Bus State	$V_{ID} = V_{CANH} - V_{CANL}$	EN	R
Dominant	$V_{ID} \ge 0.9V$	н	L
Recessive	V _{ID} ≤ 0.5V or open	Н	Н
?	0.5V < V _{ID} <0.9V	Н	?
X	Х	L or open	Н

H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate



Applications Information




Figure 2: Functional Diagram




Figure 3: Driver Voltage, Current and Test Definition





Figure 4: Bus Logic State Voltage Definitions



NOTES:

A. Pulse input: \leq 125kHz, 50% duty cycle, t_r \leq 6ns, t_f \leq 6ns, Z_O = 50 Ω B. C_L includes fixture and instrumentation capacitance

Figure 6: Driver Test Circuit and Voltage Waveforms





Figure 7: Receiver Voltage and Current Definitions






NOTES:

A. Pulse input: \leq 125kHz, 50% duty cycle, t_r \leq 6ns, t_f \leq 6ns, Z_O = 50 Ω B. C_L includes fixture and instrumentation capacitance

Figure 8: Receiver Test Circuit and Voltage Waveforms



This test is conducted to test survivability only. Data stability at the R output is not specified.








Figure 10: Ten(s) Test Circuit and Voltage Waveforms





NOTES:


 $\label{eq:VI} \begin{array}{l} V_{I} \mbox{ Pulse input: \le125kHz, 50\% duty cycle, $t_{r} \le 6ns, $t_{f} \le 6ns, $Z_{O} = 50\Omega$} \\ \mbox{ Figure 11: $T_{en(z)}$ Test Circuit and Voltage Waveforms} \end{array}$



NOTES:


VI Pulse input: ≤125kHz, 50% duty cycle, t_r ≤ 6ns, t_f ≤ 6ns, Z_O = 50 Ω

Figure 13: T(loop) Test Circuit and Voltage Waveforms






V₁ Pulse input: ≤125kHz, 50% duty cycle, $t_r ≤ 6ns$, $t_f ≤ 6ns$, $Z_O = 50Ω$ Figure 12: V_{OC(pp)} Test Circuit and Voltage Waveforms



VI Pulse input: \leq 125kHz, 50% duty cycle, t_r \leq 6ns, t_f \leq 6ns, Z_O = 50 Ω

Figure 14: T_(LBK) Test Circuit and Voltage Waveforms



VI Pulse input: <125kHz, 50% duty cycle, $t_r \leq$ 6ns, $t_f \leq$ 6ns, $Z_O = 50\Omega$

Figure 15: T_(AB1) Test Circuit and Voltage Waveforms






Figure 17: I_{OS} Test Circuit and Waveforms





VI Pulse input: \leq 125kHz, 50% duty cycle, t_r \leq 6ns, t_f \leq 6ns, Z_O = 50 Ω

Figure 16: T_(AB2) Test Circuit and Voltage Waveforms



	500mV	50Ω	280Ω	
	900mV	50Ω	130Ω	
v ₁		\bigwedge	$\bigwedge \int$	12V


Figure 18: Common-Mode Voltage Rejection





Mechanical Dimensions

NSOIC-8

Top View







PACKAGE OUTLINE NSOIC .150" BODY									
JEDEC MS-012 VARIATION AA									
SYMBOLS	(Control Unit)			(Reference Unit)					
	MIN	NOM	MAX	MIN	NOM	MAX			
A	1.35	—	1.75	0.053	—	0.069			
A1	0.10	—	0.25	0.004	—	0.010			
A2	1.25	—	1.65	0.049	—	0.065			
b	0.31	—	0.51	0.012	—	0.020			
с	0.17	—	0.25	0.007	—	0.010			
E	6.00 BSC			0.236 BSC					
E1	3.90 BSC			0.154 BSC					
е	1.27 BSC			0.050 BSC					
h	0.25	—	0.50	0.010	—	0.020			
L	0.40	_	1.27	0.016	—	0.050			
L1	1.04 REF			0.041 REF					
L2	0.25 BSC			0.010 BSC					
R	0.07	_	_	0.003	—	—			
R1	0.07	—	—	0.003	—	-			
q	0°	_	8°	0°	_	8°			
đ	5*	_	15*	5*	_	15*			
q2	0.	_		0.	_	—			
D	4.90 BSC 0.193 BSC					SC			
N	8								

Drawing No: POD-00000108 Revision: A

