

# 40V 1.5A Synchronous Step-Down COT Regulator

## **Description**

The XR76201 is a synchronous step-down regulator combining the controller, drivers, bootstrap diode and MOSFETs in a single package for point-of-load supplies. The XR76201 is capable of supplying steady state loads of 1.5A. A wide 5V to 40V input voltage range allows for single supply operation from 12V battery systems required to withstand load dump, industry standard 24V ±10%, 18V to 36V, and rectified 18VAC and 24VAC rails.

With a proprietary emulated current mode Constant On-Time (COT) control scheme, the XR76201 provides extremely fast line and load transient response using ceramic output capacitors. They require no loop compensation, simplifying circuit implementation and reducing overall component count. The control loop also provides 0.05% load and 0.15% line regulation and maintains constant operating frequency. A selectable power saving mode allows the user to operate in Discontinuous Conduction Mode (DCM) at light current loads, thereby significantly increasing the converter efficiency.

A host of protection features, including overcurrent, over temperature short-circuit and UVLO, helps achieve safe operation under abnormal operating conditions.

The XR76201 is available in a RoHS-compliant, green / halogen-free space-saving 5mm x 5mm QFN package.

Typical Application

## **FEATURES**

- Controller, drivers, bootstrap diode and MOSFETs integrated in one package
- 1.5A step-down regulator
  - Wide 5V to 40V input voltage range
  - >0.6V adjustable output voltage
- Proprietary constant on-time control
  - No loop compensation required
  - Stable ceramic output capacitor operation
  - □ Programmable 100ns to 1µs on-time
  - □ Constant 400kHz to 800kHz frequency
- Selectable CCM or CCM / DCM
- CCM / DCM for high efficiency at dight-load
- CCM for constant frequency at light-load
- Programmable hiccup current limit with thermal compensation
- Precision enable and Power Good flag
- Programmable soft-start
- 30-pin 5mm x 5mm QFN package

#### **APPLICATIONS**

- Automotive systems
- Industrial
- Military

Ordering Information - back page




Figure 1. Typical Application




Figure 2. Line Regulation

# **Absolute Maximum Ratings**

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

PV <sub>IN</sub> , V <sub>IN</sub> 0.3V to 43V	PGOOD, VCC, TON, SS, EN, FB					
V <sub>CC</sub> 0.3V to 6.0V	Switching frequency 400kHz to 800kHz <sup>(3)</sup>					
BST0.3V to 48V <sup>(1)</sup>	Junction temperature range40°C to 125°C					
BST-SW0.3V to 6V	JEDEC51 package thermal resistance, $\theta_{JA}$ 28°C/W					
SW, ILIM1V to 43V <sup>(1)(2)</sup>	Package power dissipation at 25°C3.6W					
ALL other pins0.3V to VCC + 0.3V						
Storage temperature65°C to 150°C	OV					
Junction temperature150°C						
Power dissipation Internally limited	nis edick					
Lead temperature (soldering, 10 sec) 300°C	Att. Wife to					
ESD rating (HBM - Human Body Model)	AGND = PGND = 0V. Cvcc = 4.7uF. Limits applying over					
Electrical Characteristics						
Unless otherwise noted: $T_J = 25^{\circ}C$ , $V_{IN} = 24V$ , $BST = V_{CC}$ , $SW = AGND = PGND = 0V$ , $C_{VCC} = 4.7\mu F$ . Limits applying over the full operating temperature range are denoted by a						
Symbol Parameter Conditions	Min Typ Max Units					

# **Operating Conditions**

PV <sub>IN</sub>	5V to 40V
V <sub>IN</sub>	5V to 40V
SW, ILIM	1V to 40V <sup>(1)</sup>
PGOOD, VCC, TON, SS, EN, FB	0.3V to 5.5V
Switching frequency	400kHz to $800kHz^{(3)}$
Junction temperature range	40°C to 125°C
JEDEC51 package thermal resistance	, θ <sub>JA</sub> 28°C/W
Package power dissipation at 25°C	3.6W

40 2	Units						
	V						
	V						
2							
1 -	mA						
	mA						
	μA						
Enable and Under-Voltage Lock Out UVLO							
2.0	V						
	mV						
3.1	V						
	mV						
4.40	V						
	mV						
	3.1						



# **Electrical Characteristics (Continued)**

Unless otherwise noted:  $T_J = 25$ °C,  $V_{IN} = 24V$ ,  $BST = V_{CC}$ , SW = AGND = PGND = 0V,  $C_{VCC} = 4.7\mu F$ . Limits applying over the full operating temperature range are denoted by a •.

Symbol	Parameter	Conditions	•	Min	Тур	Max	Units	
Reference Voltage								
V	Deference voltage	V F FV to 40V V regulating		0.596	0.600	0.604	V	
V <sub>REF</sub>	Reference voltage	$V_{IN} = 5.5V$ to 40V, $V_{CC}$ regulating	•	0.594	0.600	0.606	V	
	DC line regulation	CCM, closed loop, $V_{IN}$ = 5.5V to 40V, applies to any $C_{OUT}$			±0.15		%	
	DC load regulation	CCM, closed loop, applies to any C <sub>OUT</sub>			±0.05		%	
Programn	nable Constant On-Time				<b>)</b>			
t <sub>ON1</sub>	On-time 1	$R_{ON} = 6.04k\Omega, V_{IN} = 24V$	•	85	100	117	ns	
	f corresponding to on-time 1	$V_{OUT} = 1.8V$ , $V_{IN} = 24V$ , $R_{ON} = 6.04k\Omega$ , $I_{OUT} = 1.5A$	(0)	<b>0</b> 710	830	980	kHz	
t <sub>ON(MIN)</sub>	Minimum programmable on-time	$R_{ON} = 6.04k\Omega$ , $V_{IN} = 24V$	۵	85	100	117	ns	
t <sub>ON2</sub>	On-time 2	$R_{ON} = 14k\Omega$ , $V_{IN} = 24V$		174	205	236	ns	
t <sub>ON3</sub>	On-time 3	$R_{ON} = 35.7k\Omega$ , $V_{IN} = 24V$	•	407	479	550	ns	
	f corresponding to on-time 2	$V_{OUT} = 1.8V$ , $V_{IN} = 24V$ , $R_{ON} = 14k\Omega$ , $I_{OUT} = 1.5A$	•	345	400	470	kHz	
	Minimum off-time	An sing nie	•		250	350	ns	
Diode Em	nulation Mode	542) 100 Mg						
	Zero crossing threshold	DC value measured during test			-2		mV	
Soft-Start		top Usy p						
	SS charge current	16,012,00	•	-14	-10	-6	μΑ	
	SS discharge current	Pault present	•	1			mA	
V <sub>CC</sub> Linea	V <sub>CC</sub> Linear Regulator							
	V <sub>CC</sub> output voltage	$V_{IN} = 6V$ to 40V, $I_{LOAD} = 0$ to 30mA	•	4.8	5.0	5.2	V	
	VCC output voltage	V <sub>IN</sub> = 5V, I <sub>LOAD</sub> = 0 to 20mA	•	4.51	4.7		V	
Power Good Output								
	Power good threshold			-10	-6.9	-5	%	
	Power good hysteresis				1.6	4	%	
	Power good sink current			1			mA	



# **Electrical Characteristics (Continued)**


Unless otherwise noted:  $T_J = 25$ °C,  $V_{IN} = 24V$ , BST =  $V_{CC}$ , SW = AGND = PGND = 0V,  $C_{VCC} = 4.7\mu$ F. Limits applying over the full operating temperature range are denoted by a .

Symbol	Parameter	Conditions	•	Min	Тур	Max	Units
Protection: OCP, OTP, Short-Circuit							
	Hiccup timeout				110		ms
	I <sub>LIM</sub> pin source current			45	50	55	μA
	I <sub>LIM</sub> current temperature coefficient				0.4		%/°C
	OCP comparator offset		•	-8	0	8	mV
	Current limit blanking	GL rising > 1V			100		ns
	Thermal shutdown threshold <sup>(1)</sup>	Rising temperature			150		°C
	Thermal hysteresis <sup>(1)</sup>		.0	9, %	15		°C
	VSCTH feedback pin short-circuit threshold	Percent of V <sub>REF</sub> , short-circuit is active after PGOOD is asserted	JI.	5 50	60	70	%
Output Pow	ver Stage	9 43	17				
В	High-side MOSFET R <sub>DSON</sub>	no not in			115	160	mΩ
R <sub>DSON</sub>	Low-side MOSFET R <sub>DSON</sub>	I <sub>DS</sub> = 1A			40	59	mΩ
I <sub>OUT</sub>	Maximum output current	10, 10, 10,	•	1.5A			А
	Maximum ambient temperature at	$V_{IN} = 24V$ , $V_{OUT} = 5V$ , $I_{OUT} = 1.5A$ , $f = 700kHz$				100	°C
	continuous load	$V_{IN} = 12V$ , $V_{OUT} = 5V$ , $I_{OUT} = 1.5A$ , $f = 600$ kHz				110	°C
NOTE:  1. Guaranteed b	Maximum ambient temperature at continuous load  by design.	or may not be					



<sup>1.</sup> Guaranteed by design.

# **Pin Configuration, Top View**



## **Pin Functions**

Pin Number	Pin Name	Туре	Description			
1	ILIM	А	Overcurrent protection programming. Connect with a resistor to SW.			
2	EN/MODE	I	Precision enable pin. Pulling this pin above 1.9V will turn the regulator on and it will operate in CCM if the voltage is raised above 3.0V, then the regulator will operate in DCM / CCM depending on load			
3	TON	Α	Constant on-time programming pin. Connect with a resistor to AGND.			
4	SS	A	Soft-start pin Connect an external capacitor between SS and AGND to program the soft-start rate based on the 10µA internal source current.			
5	PGOOD	0,00	Rower-good output. This open-drain output is pulled low when V <sub>OUT</sub> is outside the regulation.			
6	FB	QA S	Feedback input to feedback comparator. Connect with a set of resistors to VOUT and AGND in order to program V <sub>OUT</sub> .			
7, 10, AGND Pad	AGND 🔨	2 <sup>A</sup>	Signal ground for control circuitry. Connect AGND Pad with a short trace to pins 7 and 10.			
8	VIN	AM	Supply input for the regulator's LDO. Normally it is connected to PVIN.			
9	VCC	А	The output of regulator's LDO. For operation using a 5V rail, VCC should be shorted to VIN.			
11-14, 20, 29, SW Pad	SW	PWR	Switch node. The drain of the low-side N-channel MOSFET. The source of the high-side MOSFET is wire-bonded to the SW Pad. Pins 20 and 29 are internally connected to SW pad.			
15-19, PGND Pad	PGND	PWR	Ground of the power stage. Should be connected to the system's power ground plane. The source of the low-side MOSFET is wire-bonded to PGND Pad.			
21-28, PVIN Pad	PVIN	PWR	Input voltage for power stage. The drain of the high-side N-channel MOSFET.			
30	BST	А	High-side driver supply pin. Connect a bootstrap capacitor between BST and pin 29.			


#### NOTE:

A = Analog, I = Input, O = Output, OD = Open Drain, PWR = Power.



# **Typical Performance Characteristics**


Unless otherwise noted:  $V_{IN}$  = 24V,  $V_{OUT}$  = 3.3V,  $I_{OUT}$  = 1.5A, f = 600kHz,  $T_A$  = 25°C. The application circuit is from the Application Information section.





# **Typical Performance Characteristics (Continued)**


Unless otherwise noted:  $V_{IN}$  = 24V,  $V_{OUT}$  = 3.3V,  $I_{OUT}$  = 1.5A, f = 600kHz,  $T_A$  = 25°C. The application circuit is from the Application Information section.





# **Typical Performance Characteristics (Continued)**

Unless otherwise noted:  $V_{IN}$  = 24V,  $V_{OUT}$  = 3.3V,  $I_{OUT}$  = 1.5A, f = 600kHz,  $T_A$  = 25°C. The application circuit is from the Application Information section.







# **Typical Performance Characteristics (Continued)**

#### Efficiency


Unless otherwise noted:  $T_{AMBIENT} = 25^{\circ}C$ , no air flow,  $L = 6.8 \mu H$ , inductor losses are included, application circuit is from the Application Information section.







# **Functional Block Diagram**





## **Applications Information**

#### **Functional Description**

XR76201 is a synchronous step-down, proprietary emulated current-mode Constant On-Time (COT) regulator. The ontime, which is programmed via R<sub>ON</sub>, is inversely proportional to V<sub>IN</sub> and maintains a nearly constant frequency. The emulated current-mode control is stable with ceramic output capacitors.

Each switching cycle begins with GH signal turning on the high-side (control) FET for a preprogrammed time. At the end of the on-time, the high-side FET is turned off and the lowside (synchronous) FET is turned on for a preset minimum time (250ns nominal). This parameter is termed Minimum Off-Time. After the Minimum Off-Time, the voltage at the feedback pin FB is compared to an internal voltage ramp at the feedback comparator. When VFB drops below the ramp voltage, the high-side FET is turned on and the cycle repeats. This voltage ramp constitutes an emulated current ramp and makes possible the use of ceramic capacitors. in addition to other capacitor types, for output filtering.

### Enable/Mode Input (EN/MODE)

pelow 1.8V, the regulator shuts down. A voltage between 2.0V and 2.8V selects the Forced CCM mode, which will run the regulator in continuous conduction at all times. A voltage higher than 3.1V selects the DCM / CC which will run the regulator in c' light loads

# Selecting the Forced CCM Mode

In order to set the regulator to operate in Forced OCM, a voltage between 2.0V and 2.8V must be applied to EN/MODE. This can be achieved with an external control signal that meets the above voltage requirement. Where an external control is not available, the EN/MODE can be derived from V<sub>IN</sub>. If V<sub>IN</sub> is well regulated, use a resistor divider and set the voltage to 2.5V. If V<sub>IN</sub> varies over a wide range, the circuit shown in Figure 22 can be used to generate the required voltage. Note that at VIN of 5.5V and 40V, the nominal Zever voltage is 4.0V and 5.0V respectively. Therefore for V<sub>IN</sub> in the range of 5.5V to 40V, the circuit shown in Figure 22 will generate the V<sub>FN</sub> required for Forced CCM.

### Selecting the DCM / CCM Mode

In order to set the regulator operation to DCM / CCM, a voltage between 3.1V and 5.5V must be applied to the EN/MODE pin. If an external control signal is available, it can be directly connected to EN/MODE. In applications where an external control is not available, the EN/MODE input can be derived from V<sub>IN</sub>. If V<sub>IN</sub> is well regulated, use a resistor divider and set the voltage to 4V. If V<sub>IN</sub> varies over a wide range, the circuit shown in Figure 23 can be used to generate the required voltage.




Figure 22. Selecting Forced CCM by Deriving EN/MODE from VIN




Figure 23. Selecting DCM/CCM by Deriving EN/MODE from VIN



# **Applications Information (Continued)**

### Programming the On-Time

The on-time ton is programmed via resistor Ron according to following equation:

$$R_{ON} = \frac{V_{IN} \times [t_{ON} - (2.5 \times 10^{-8})]}{3.05 \times 10^{-10}}$$

A graph of ton vs. Ron, using the above equation, is compared to typical test data in Figure 5. The graph shows that calculated data matches typical test data within 3%.

The t<sub>ON</sub> corresponding to a particular set of operating conditions can be calculated based on empirical data from:

$$t_{ON} = \frac{v_{OUT}}{v_{IN} \times 0.97 \text{ x f}}$$

Where:

f is the desired switching frequency at 1.5A

Substituting for t<sub>ON</sub> in the first equation we get:

$$R_{ON} = \frac{\left(\frac{V_{OUT}}{0.97 \times f}\right) - [(2.5 \times 10^{-8}) \times V_{IN}]}{(3.05 \times 10^{-10})}$$

Now RON can be calculated in terms of operating conditions V<sub>IN</sub>, V<sub>OUT</sub>, and f using the above equation. At  $V_{IN}$  = 24V,  $I_{OUT}$  = 1.5A we get the following  $R_{ON}$ 

V <sub>OUT</sub> (V)	f (kHZ)	R <sub>ON</sub> (kΩ)
12	800	48.7
5	700	22,2
3.3	600	16.6
1.8	400	13:2

Overcurrent Protection (OCR) If load current exceeds the programmed overcurrent IOCP for four consecutive switching cycles, the module enters the hiccup mode of operation. In hiccup, the MOSFET gates are turned off for 110ms (hiccup timeout). Following the hiccup timeout, a soft-start is attempted. If OCP persists, the hiccup timeout will repeat. The module will remain in hiccup mode until load current is reduced below the programmed I<sub>OCP</sub>. In order to program the overcurrent protection, use the following equation:

$$R_{LIM} = \frac{(I_{OCP} \times 59m\Omega) + 8mV}{I_{LIM}}$$

where:

- R<sub>LIM</sub> is resistor value for programming I<sub>OCP</sub>
- I<sub>OCP</sub> is the overcurrent threshold to be programmed
- 8mV is the OCP comparator maximum offset
- I<sub>LIM</sub> is the internal current that generates the necessary OCP comparator threshold (use 45µA).

Note that I<sub>LIM</sub> has a positive temperature coefficient of 0.4%/°C, Figure 10. This is meant to roughly match and compensate for positive temperature coefficient of the synchronous FET. The above equation is for worstcase analysis and safeguards against premature OCP. Typical value of OCR, for a given RIIM, will be higher than that predicted by the above equation. A graph of calculated I<sub>OCP</sub> vs. R<sub>LM</sub> is compared to typical I<sub>OCP</sub> in Figure 9.

# Short-Circuit Protection (SCP)

If the output voltage drops below 60% of its programmed value, the module will enter hiccup mode. Hiccup will persist until short-circuit is removed. The SCP circuit becomes active after PGOOD asserts high.

# Over-Temperature (OTP)

\*OTP triggers at a nominal die temperature of 150°C. The gate of switching FET and synchronous FET are turned off. When die temperature cools down to 135°C, soft-start is initiated and operation resumes.

#### Programming the Output Voltage

Use an external voltage divider as shown in the Application Circuit to program the output voltage V<sub>OUT</sub>.

$$R_1 = R_2 \times \left( \frac{V_{OUT}}{0.6V} - 1 \right)$$

where: R2 has a nominal value of  $2k\Omega$ 

#### Programming the Soft-Start

Place a capacitor CSS between the SS and AGND pins to program the soft-start. In order to program a soft-start time of t<sub>SS</sub>, calculate the required capacitance C<sub>SS</sub> from the following equation:

$$C_{SS} = t_{SS} \times \frac{10\mu\text{A}}{0.6\text{V}}$$

12/17



REV1C

# **Applications Information (Continued)**

## Feed-Forward Capacitor (CFF)

A feed-forward capacitor (CFF) may be necessary depending on the Equivalent Series Resistance (ESR) of C<sub>OUT</sub>. If only ceramic output capacitors are used for COUT, then a CFF is necessary. Calculate CFF from:

$$C_{FF} = \frac{1}{2 \times \pi \times R_1 \times 7 \times f_{LC}}$$

where:

- R1 is the resistor that is parallel with C<sub>FF</sub>
- f<sub>LC</sub> is calculated by the equation below:

$$f_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

nigher ESR such as the same are met:

.equency of output filter LC double-pole f<sub>LC</sub> anould be less than 11kHz

2. The frequency of ESR Zero f<sub>ZERO,ESR</sub> should be at least five times larger than f<sub>LC</sub>

Note that if f<sub>ZERO,ESR</sub> is less than 5 x f<sub>LC</sub>, then fe list recommended to set the f<sub>LC</sub> at less than 2kHz. C<sub>EF</sub> is still not required.

## Maximum Allowable Voltage Ripple at FB Pin

Note that the steady-state voltage ripple at feedback pin FB (V<sub>FB,RIPPLF</sub>) must not exceed 50mV in order for the regulator to function correctly. If V<sub>FB,RIPPI</sub> F is larger than 50mV, then COUT should be increased as necessary in order to keep the V<sub>FB,RIPPLE</sub> below 50mV.

### Feed-Forward Resistor (RFF)


FET switching noise may couple to V<sub>OUT</sub> through the parasitic capacitance across the inductor and to the FB pin via CFF. Excessive noise at FB will cause poor load regulation. To solve this problem, place a resistor R<sub>FF</sub> in series with C<sub>FF</sub>. An R<sub>FF</sub> value up to 2% of R1 is acceptable.



REV1C 13/17


# **Applications Information (Continued)**

## **Application Circuit**





## **Mechanical Dimensions**



TERMINAL DETAIL


NOTE: ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.

Drawing No.: POD-00000018

Revision: B



# **Recommended Land Pattern and Stencil**



NOTE: ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.

Drawing No.: POD-00000018

Revision: B

