Bittiviare a molex company





# UltraScale+ PCIe board with VU13P


BittWare's XUP-VV4 is an UltraScale+ VU13P FPGA-based PCIe card, ideal for high-density datacenter applications. The Xilinx UltraScale+ VU13P FPGA gives designers incredible performance potential, with 3.8M logic elements — yet with a power density that makes thermal management difficult. The XUP-VV4 meets this challenge with BittWare's Viper platform, supporting large FPGA loads, up to 512 GBytes DDR4, and 4x 100 Gbps Ethernet.

BittWare's Viper platform uses advanced computer flow simulation to drive the physical board design in a thermals first approach, including the use of heat pipes, airflow channels, and arranging components to maximize the limited available airflow in a server. The XUP-VV4 features air cooling by default, but liquid cooling is also available. The board features the D2104 lidless package from Xilinx—allowing the heat pipes to contact the die directly, instead of through the heat spreader lid.

# **EXILINX**.



Xilinx VU13P FPGA: lidless package is used by BittWare's Viper thermal management for enhanced cooling performance



## **Additional Services**

Take advantage of BittWare's range of design, integration, and support options





CustomizationServer IntegrationAdditional specification options<br/>or accessory boards to meet<br/>your exact needs.Available pre-integrated<br/>in our TeraBox servers in a<br/>range of configurations.

Application Benchmark Report	~
ensa Aselentor of Letter R	stamum using OpenGi

Application Optimization Ask about our services to help you port, optimize, and benchmark

your application.



Service and Support

BittWare Developer Site provides online documentation and issue tracking.

#### **Board Specifications**

FPGA	<ul> <li>Virtex UltraScale+</li> <li>VU13P in D2104 package</li> <li>Core speed grade - 2</li> <li>Contact BittWare for other FPGA options</li> </ul>
On-board Flash	Flash memory for booting FPGA
External memory	<ul> <li>4 DIMM sites, each supporting<sup>*</sup>:</li> <li>Up to 128 GBytes DDR4 x72 with ECC</li> <li>Up to 576 Mbits dual QDR-II+ x18 (2 independent 288 Mbit banks)</li> </ul>
Host interface	x16 Gen3 interface direct to FPGA
USB ports	<ul> <li>USB C: connects to a breakout board for USB UART 1 PPS input, 10MHz clock input, UART</li> <li>Micro USB: connects to USB-JTAG and BMC</li> </ul>
UltraPort SlimSAS	<ul> <li>2 UltraPort SlimSAS on rear edge connected to FPGA via 16x GTY transceivers</li> <li>Can support an additional x16 or x8 PCle interface (requires soft IP core and additional slot)</li> </ul>
QSFP cages	<ul> <li>4 QSFP28 (zQSFP) cages on front panel connected directly to FPGA via 16 transceivers</li> <li>Each supports 100GbE, 40GbE, 4x 25GbE, or 4x 10GbE and can be combined for 400GbE</li> </ul>

Board Management Controller	<ul> <li>Voltage, current, temperature monitoring</li> <li>Power sequencing and reset</li> <li>Field upgrades</li> <li>FPGA configuration and control</li> <li>Clock configuration</li> <li>I<sup>2</sup>C bus access</li> <li>USB 2.0</li> <li>Voltage overrides</li> </ul>
Cooling	<ul><li>Standard: double-width passive heatsink</li><li>Optional: double-width liquid cooling</li></ul>
Electrical	<ul> <li>On-board power derived from 12V PCIe slot &amp; an AUX connector (8-pin)</li> <li>Power dissipation is application dependent</li> </ul>
Environmental	Operating temperature 5°C to 35°C
Form factor	<ul> <li>¾-length, standard-height PCle dual-slot board</li> <li>10 x 4.37 inches (254 x 111.15 mm)</li> </ul>

## **Development Tools**

System development	BittWorks II Toolkit - host, command, and debug tools for BittWare hardware
FPGA development	<ul> <li>FPGA Examples - example Vivado projects</li> <li>Xilinx Tools - Vivado<sup>®</sup> Design Suite</li> </ul>

\* DIMM sites 1/2 and sites 3/4 must have the same memory type, or be empty.



## To learn more, visit www.BittWare.com

Rev 2019.03.29 | March 2019

© BittWare 2019

UltraScale, Virtex, and Vivado are registered trademarks of Xilinx Corp. All other products are the trademarks or registered trademarks of their respective holders.

