



XpressSX AGI-FH400G

Full height, half length PCle Gen5 Network Processing board





- Intel® Agilex™ I-Series SoC
- Quad Core ARM® Cortex® A53
 - 2700 KLE
 - PCle Edge Gen5 x16, CXL™
 - 400GbE (8 x 56)
 - 3x DDR4
- 4x HSI connectors (PCIe Gen5 x16 EP)
 - Security
 - SmartNIC
 - Networking Acceleration



Full Specifications


Board Full height half length: 167.7mm x 111.15mm Intel® Agilex™ I-Series : AGIB027R29A1E2V **FPGA Dimensions** Configuration including SoC: Quad Core ARM® Cortex® A53 SoC support for the Production Silicon version 400GT only Communication • PCle Edge Gen5 x16 Interfaces CXL[™] standard compatible*: Flash configuration Open standard interconnection for high-speed USB 2.0 Hub for JTAG, UART, BMC, USB2 CPU-to-device and CPU-to-memory Built on the PCIe physical and electrical interface 1x on-board DDR4 (mutual SoC / FPGA), x64 bit bus, Memory 8x QSFP56-DD (8x 56G: 400G total) 4GBytes up to 2666 MT/s 2x HSI connectors (ARF6-16-L-RA): Total of 16 2x DDR4 SO-DIMM sockets, transceivers for PCIe Gen5 EP, CXL $^{\text{TM}}$ standard each capable up to 32GBytes SO-DIMM, with ECC compatible eMMC or SD Card holder (if used) for SoC 2x HSI connectors (ARF6-16-L-RA): Total of 16 transceivers for PCIe Gen5 EP 200W max, delivered with 2-slot active heatsink Power 2x USB-C connectors for HSI Clocks & control signals Powered by the PCIe slot and an 8 pin PCIe Aux ATX external connector (additional power) Board Management Controller (MAX®10 device) Other Resources Programmable PLL Operating 0°C to 35°C Range Standards and RoHS/REACH compliant Storage 0°C to 70°C Compliance UL certified Range ISO9001 certified

^{*}Use of CXL™ features might require separate CXL™ IP license purchase. Please contact Intel® for details.

The XpressSX AGI-FH400G board needs to be inserted in a PCIe Gen5 compatible server in order to deliver the full PCIe Gen5 x16 performances.

In case the user is only using a PCle Gen4 compatible server, the XpressSX AGI-FH400G is delivered with this PCle Gen4 x16 daughter card. This way, the system will achieve 2x Gen4 x16 performances similar to PCle Gen5 x16, using two R-Tile PCle Hard IPs inside the FPGA.

The daughter card also supports x8x8 bifurcation mode.



Deliverables

- Full height half length 2-slot PCle board with active heatsink and PCle bracket
- 2x DDR4 SO-DIMM 32GByte each
- Board Support Package: Manuals, 2D drawing, HDL reference designs (Contact REFLEX CES for PCle Gen5 CXL™ interface validation)
- DWF/STEP models (upon request)

- Online support at support.reflexces.com
- NDK package (including DPDK NIC application) provided separately by BrnoLogic
- 2x HSI cables (ARC6-16-10.0-LU-LD-2-1) and 1x USB-C to USB-C cables (0.72ft), 3.1 Gen2 to connect the PCIe Gen4 x16 daughter card
- PCIe Gen4 x16 daughter card

Ordering information

XpressSXAGI-FH400GT-ES

= Intel® Agilex™ SoC I-Series ES Silicon (AGIB027R29A1E2VR3), 3 banks DDR4 - No SoC support

XpressSXAGI-FH400GT

Intel® Agilex™ SoC I-Series Production Silicon (AGIB027R29A1E2V), 3 banks DDR4

Contact sales for availability and pricing

Development Framework for High-speed Packet Processing

Start your design from standard NIC

- Provided as a free demo application
- Network module based on F-Tile 400G Ethernet

Hard IP

- Ultra fast DMA with 400 Gbps throughput based
 - on PCle Gen5 x16 interface (R-Tile)
- Easy to use memory interface for single read/write data from/to card
- Preconfigured DDR4 controller for memory access from the user logic
- Precise timestamps with 2.5 ns resolution for 400G Ethernet


1x400GE, 2x200GE, 4x100GE, 8x50GE, 2x40GE, 8x25GE, 8x10GE User Application Logic Ultra Fast PCle DMA

Standard NIC with high-speed packet capture

Easy to use NDK Development Framework

- Set of open-source IP cores for data manipulation
- Automatic scripts for complete design synthesis
- Single make command to create complete FPGA bitstream
- Bitstream identification through DeviceTree ROM
- Easy to use software stack in a single RPM package
- Linux kernel driver, DPDK support, user space library, tools for the configuration of components
- Easy creation of custom application by user-friendly API for component access and DMA transfers
- Fully parameterizable and modular hardware and software architecture

FPGA design architecture DDR4 controller **FPGA** network user DMA module application module (F-Tile) timestamp C/S Registers generator interconnect PCIe module (R-Tile) Data bus CSR bus Timestamp



Part number: NDK-PROF-SUPPORT

BRNO : LOGIC
sales@brnologic.cz

www.brnologic.cz

cesnet

Open source IP core library www.liberouter.org/ndk