


# Zilog

Z08470 Customer  
Procurement Spec (CPS)

## GENERAL DESCRIPTION

The Z80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel, multifunction peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z80 DART is used as a serial-to-parallel, parallel-to-serial, converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.



40-Pin Dual-In-Line Package (DIP),  
Pin Assignments

Z80 is a registered trademark of Zilog, Inc.

Copyright 1986 by Zilog, Inc.  
All rights reserved. Specifications (parameters) on products delivered in the future are subject to change without notice. All parameters are tested, except those which are characterized or guaranteed by design.

Zilog, Inc. 1315 Dell Ave. Campbell, California 95008  
Telephone (408) 370-8000 TWX 910-338-7621

00-2847-01

(MARC0M) DC2847 DOCUMENT CONTROL  
MASTER

**DC CHARACTERISTICS**


Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>CC</sub>	Clock Input Low Voltage	-0.2*	+0.45*	V	V <sub>CC</sub> = 2.0 mA I <sub>OL</sub> = -250 μA 0.4 < V <sub>IN</sub> < 2.0 V 0.4 < V <sub>OUT</sub> < 2.0 V
V <sub>CC</sub>	Clock Input High Voltage	V <sub>CC</sub> - 0.8*	+0.85*	V	
V <sub>CC</sub>	Input Low Voltage	-0.2*	+0.18*	V	
V <sub>CC</sub>	Input High Voltage	+2.0*	+0.85*	V	
V <sub>OH</sub>	Output Low Voltage	+0.4*	+0.4*	V	
V <sub>OH</sub>	Output High Voltage	+2.4*	V	V	
I <sub>OL</sub>	Input/3-State Output Leakage Current	-10*	+10*	μA	
I <sub>OH</sub>	Input/3-State Output Leakage Current	-10*	+10*	μA	
I <sub>CC</sub>	Power Supply Current	100*	100*	mA	
V <sub>CC</sub>	V <sub>CC</sub> - 0.2 to V <sub>CC</sub> - 0.8, 2.0 V				

\* Tested  
 † Guaranteed by Design  
 ‡ Guaranteed by Characterization

**AC CHARACTERISTICS\***

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T <sub>DC</sub>	Clock Cycle Time	250*	4000*	185*	4000*
2	T <sub>HCH</sub>	Clock Width (High)	105*	2000*	70*	2000*
3	T <sub>TC</sub>	Clock Fall Time	30*	30*	15*	15*
4	T <sub>CC</sub>	Clock Rise Time	30*	30*	15*	15*
5	T <sub>HC</sub>	Clock Width (Low)	105*	2000*	70*	2000*
6	T <sub>ANDQ</sub>	CE, C <sub>EN</sub> Setup to Clock Setup Time	145*	115*	80*	80*
7	T <sub>ANDQ</sub>	RE, RD Setup to Clock Setup Time	115*	220*	80*	150*
8	T <sub>ANDQ</sub>	Clock 1 to Data Out Delay	50*	50*	30*	30*
9	T <sub>ANDQ</sub>	Data In to Clock 1 Setup (Write or Hit Cycle)	110*	110*	80*	80*
10	T <sub>ANDQ</sub>	RD to Data Out Read Delay	100*	100*	75*	100*
11	T <sub>ANDQ</sub>	RE, RD to Data Out Delay (RTRACK Cycle)	90*	90*	75*	100*
12	T <sub>ANDQ</sub>	RT to Clock 1 Setup Time	140*	140*	120*	120*
13	T <sub>ANDQ</sub>	RT to RE, RD Setup Time (RTRACK Cycle)	180*	180*	160*	160*
14	T <sub>ANDQ</sub>	RT to RE, RD Delay (RTRACK before hit)	100*	100*	70*	70*
15	T <sub>ANDQ</sub>	RT to RE, RD Delay (later ED decode)	100*	100*	70*	70*
16	T <sub>ANDQ</sub>	RT to RE, RD Delay	100*	100*	70*	70*
17	T <sub>ANDQ</sub>	Clock 1 to RT Delay	200*	200*	150*	150*
18	T <sub>ANDQ</sub>	RE, RD or CE 1 to W/RDY Delay (Ready Mode)	210*	210*	175*	175*
19	T <sub>ANDQ</sub>	Clock 1 to W/RDY Delay (Ready Mode)	120*	120*	100*	100*
20	T <sub>ANDQ</sub>	Clock 1 to W/RDY Read Delay (Ready Mode)	130*	130*	110*	110*

\* Units in microseconds (μs)  
 † Tested  
 ‡ Guaranteed by Design  
 ‣ Guaranteed by Characterization



**AC CHARACTERISTICS (Continued)**

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T <sub>WH</sub>	Pulse Width (High)	200*	200*	200*	200*
2	T <sub>WL</sub>	Pulse Width (Low)	200*	200*	200*	200*
3	T <sub>CHC</sub>	CE Cycle Time	400*	400*	300*	400*
4	T <sub>WCHC</sub>	CE Width (Low)	180*	180*	100*	180*
5	T <sub>WCHC</sub>	CE Width (High)	180*	180*	100*	180*
6	T <sub>ANDQ</sub>	CE 1 to RD Delay	300*	300*	220*	220*
7	T <sub>ANDQ</sub>	CE 1 to W/RDY Delay (Ready Mode)	5*	5*	5*	5*
8	T <sub>ANDQ</sub>	CE 1 to RT Delay	5*	5*	5*	5*
9	T <sub>ANDQ</sub>	RE Cycle Time	400*	400*	300*	400*
10	T <sub>ANDQ</sub>	RE Width (Low)	180*	180*	100*	180*
11	T <sub>ANDQ</sub>	RE Width (High)	180*	180*	100*	180*
12	T <sub>ANDQ</sub>	RD to RE, RD Setup Time (Hit Mode)	0*	0*	0*	0*
13	T <sub>ANDQ</sub>	RD Hold Time (Hit Mode)	140*	140*	100*	100*
14	T <sub>ANDQ</sub>	RE 1 to W/RDY Delay (Ready Mode)	10*	10*	10*	10*
15	T <sub>ANDQ</sub>	RE 1 to RT Delay	10*	10*	10*	10*

\* In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.  
 † Units equal to System Clock Period.  
 ‡ Units in microseconds (μs)  
 ‣ Tested  
 ․ Guaranteed by Design  
 ‥ Guaranteed by Characterization