

ZL30145 **SyncE (10 GbE) SONET/SDH Rate Conversion and Jitter Attenuator PLL**

Data Sheet

March 2013

Features

- Can be used in systems to support the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks (EEC option 1 and 2)
- Meets jitter generation requirements of Telcordia GR-253-CORE for OC-192, OC-48, OC-12 and OC-3 rates
- Meets jitter generation requirements of ITU-T G.813 for STM-64, STM-16, STM-4 and STM-1 rates
- Synchronizes to standard telecom or Ethernet clock and provides jitter filtered output clock for SONET/SDH and Synchronous Ethernet line cards
- Synchronizes to telecom reference clocks (2 kHz, N*8 kHz up to 77.76 MHz, 155.52 MHz) or to Ethernet reference clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz)
- Generates standard SONET/SDH clock rates (e.g., 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, 622.08 MHz) or Ethernet clock rates (e.g., 25 MHz, 50 MHz, 125 MHz, 156.25 MHz, 312.5 MHz) for synchronizing Ethernet PHYs
- Selectable loop bandwidth of 14 Hz, 28 Hz, or 890 Hz

Ordering Information

 ZL30145GGG 64 Pin CABGA Trays ZL30145GGG2 64 Pin CABGA* Trays *Pb Free Tin/Silver/Copper **-40oC to +85oC**

- Configurable through a serial interface (SPI or I^2C)
- DPLL can be configured to provide synchronous or asynchronous clock outputs
- Supports IEEE 1149.1 JTAG Boundary Scan

Applications

- ITU-T G.8262 Line Cards which support 1 GbE and 10 GbE interfaces
- SONET line cards up to OC-192
- SDH line cards up to STM-64

Figure 1 - Simplified Functional Block Diagram

Table of Contents

List of Figures

List of Tables

Change Summary

The following table captures changes from July 2009 issue to March 2013 issue.

Below are the changes from the February 2009 issue to the July 2009 issue.

Pin Description

I - Input

 I_d - Input, Internally pulled down

 I_{u} - Input, Internally pulled up

O - Output

A - Analog

P - Power

G - Ground

1.0 Pin Diagram

TOP VIEW

1 - A1 corner is identified with a dot.

2.0 High Level Overview

The ZL30145 is a highly integrated device that provides timing for line cards. The DPLL automatically locks to one input reference and provides two synchronized output clocks for synchronizing SONET/SDH and Synchronous Ethernet line cards.

The ZL30145 has a on-chip digital phase-locked loop (DPLL) designed to provide rate conversion and jitter attenuation for Synchronous Ethernet, (SyncE), Synchronous Digital Hierarchy (SDH) and Synchronous Optical Network (SONET) networking equipment. The ZL30145 generates very low jitter clocks that meet the jitter requirements of ITU-T G.8262, Telcordia GR-253-CORE OC-48, OC-12, OC-3, OC-1 rates and ITU-T G.813 STM-16, STM-4 and STM-1 rates.

2.1 DPLL Features

The ZL30145 provides one Digital Phase-Locked Loop (DPLL) for clock synchronization. [Table 1](#page-10-2) shows a feature summary for the DPLL.

Table 1 - DPLL Features

1. Limited to 14 Hz for 2 kHz references

2. In the wideband mode, the loop bandwidth depends on the frequency of the reference input. For reference frequencies greater than 8 kHz, the loop bandwidth = 890 Hz. For reference frequencies equal to 8 kHz, the loop bandwidth = 56 Hz. The loop bandwidth is equal to 14 Hz for reference frequencies of 2 kHz.

2.2 DPLL Mode Control

The DPLL supports three modes of operation - free-run, normal, and holdover. The mode of operation is controlled by an automatic state machine as shown in [Figure 2](#page-11-2).

Figure 2 - Automatic Mode State Machine

Free-run

The free-run mode occurs immediately after a reset cycle or when the DPLL has never been synchronized to a reference input. In this mode, the frequency accuracy of the output clocks is equal to the frequency accuracy of the external master oscillator.

Normal (locked)

The usual mode of operation for the DPLL is the normal mode where the DPLL phase locks to the reference input and generates output clock with a frequency accuracy equal to the frequency accuracy of the reference input.

Holdover

When the DPLL operating in the normal mode loses its reference input, it will enter the holdover mode and continue to generate output clocks based on historical frequency data collected while the DPLL was synchronized. The transition between normal and holdover modes is controlled by the DPLL so that its initial frequency offset is better than 100 ppb. The frequency drift after this transition period is dependant on the frequency drift of the external master oscillator.

2.3 Loop Bandwidth

The loop bandwidth determines the amount of jitter filtering that is provided by the DPLL. The loop bandwidth for the DPLL is programmable using the *bandwidth* field of the *dpll_ctrl_0* register (0x1D).

2.4 Reference Input

There is one reference clock input (**ref)** available to the DPLL. The reference input is used to synchronize the output clock.

The **ref** input accepts a single-ended LVCMOS clock with a frequency ranging from 2 kHz to 77.76 MHz. Built-in frequency detection circuitry automatically determines the frequency of the reference if its frequency is within the set of pre-defined frequencies as shown in [Table 2](#page-12-2). Once detected, the resulting frequency of the reference can be read from the detected_ref[0] registers (0x10).

16.384 MHz	
19.44 MHz	
38.88 MHz	
77.76 MHz	

Table 2 - Set of Pre-Defined Auto-Detect Clock Frequencies

Two additional custom reference frequencies (Custom A and Custom B) are also programmable using the *custA_mult[1:0]* and *custB_mult[1:0]* registers (0x67, 0x68, 0x71, 0x72). These custom frequencies are programmable as 8 kHz $*$ N up to 77.76 MHz (where N = 1 to 9720), or 2 kHz (when N = 0). The *ref freq mode 0* register (0x65) are used to configure each of the reference inputs as auto-detect, custom A, or custom B.

The reference input (**ref**) has programmable pre-dividers which allows them to lock to frequencies higher than 77.76 MHz or to non-standard frequencies. By default the pre-dividers divide by 1, but they can be programmed to divide by 1.5, 2, 2.5, 3, 4, 5, 6, 7, and 8 using the *ref_div* bits of the *predivider_ctrl* register (0x7E). For example, an input frequency of 125 MHz can be divided down by 5 using the pre-dividers to create a 25 MHz input reference. The 25 MHz can then be programmed as a custom input frequency. Similarly, a 62.5 MHz input clock can be divided by 2.5 to create 25 MHz. **Note that division by non-integer values (e.g., 1.5, 2.5) is achieved by using both the rising and falling edges of the input reference. This may cause higher jitter levels at the output clocks when the reference input does not have a 50% duty cycle.**

2.5 Reference Monitoring

The input reference (**ref**) is monitored for frequency accuracy and phase regularity and it is continuously monitored to ensure that it is a valid reference. The process of qualifying the reference depends on 3 levels of monitoring.

Single Cycle Monitor (SCM)

The SCM block measures the period of each reference clock cycle to detect phase irregularities or a missing clock edge. In general, if the measured period deviates by more than 50% from the nominal period, then an SCM failure (scm_fail) is declared.

Coarse Frequency Monitor (CFM)

The CFM block monitors the reference frequency over a measurement period of 30 μs so that it can quickly detect large changes in frequency. A CFM failure (cfm_fail) is triggered when the frequency has changed by more than 3% or approximately 30000 ppm.

Precise Frequency Monitor (PFM)

The PFM is used to keep track of the frequency of the reference clock. It measures its frequency over a 10 second period and indicates a failure when the measured frequency exceeds 83ppm. To ensure an accurate frequency measurement, the PFM measurement interval is re-initiated if phase or frequency irregularities are detected by the SCM or CFM. The PFM provides a level of hysteresis between the acceptance range (64ppm) and the rejection range (83ppm) to prevent a failure indication from toggling between valid and invalid for references that are on the edge of the acceptance range.

SCM, CFM, and PFM failures are indicated in the ref_mon_fail register (0x05). If any one of these failures are detected and are not individually masked then the ZL30145 will go into holdover. As shown in [Figure 3](#page-13-1), the SCM, CFM, and PFM indicators are logically ORed together to form a reference failure indicator. An interrupt is triggered when the failure indicator is triggered. The status of the failure indicators can be read in the *ref_fail_isr* interrupt service register (0x02). A change in the bit status of this register will cause the interrupt pin (**int_b**) to go low. It is possible to mask this interrupt with the *ref_fail_isr_mask* register (0x09) which is represented as "mask_isr_n".

It is possible to mask an individual reference monitor from triggering a reference failure by setting the ref_mon_fail_mask register (0x0C). These are represented by mask_scm_n, mask_cfm_n, and mask_pfm_n in [Figure](#page-13-1) [3.](#page-13-1)

Figure 3 - Reference Monitoring Block Diagram

2.6 Reference Monitoring for Custom Configurations

As described in section [2.4, "Reference Input",](#page-12-0) two additional custom reference input frequencies (Custom A, Custom B) are definable allowing a reference input to accept any multiple of 8 kHz up to 77.76 MHz.

Each of the custom configurations also have definable SCM and CFM limits. The SCM limits are programmable using the *custA_scm_low, custA_scm_high_lim, custB_scm_low, custB_scm_high registers* (0x69, 0x6A, 0x73, 0x74). The SCM low and high limits determine the acceptance window for the clock period as shown in [Figure 4](#page-14-0). Any clock edge that does not fall into the acceptance window will trigger an SCM failure. High and low limits are programmed as multiples of a 300 MHz cycle (3.33 ns).

Figure 4 - Defining SCM Limits for Custom Configurations

Since the SCM is used to identify a missing clock edge, the acceptance window should be set to approximately +/-50% of the nominal period. Using a smaller window may trigger unwanted SCM failures.

For example, if the Custom A frequency was defined as 50 MHz (using registers 0x67, 0x68), its nominal period is 20 ns. To fail the input reference when its period falls below 10 ns (-50% of the nominal period), the *custA_scm_low* register is programmed to $0x03$ (3 x 1/300MHz = 10 ns). To fail the input reference if its period exceeds 30 ns (+50% of the nominal period), the *custA_scm_high* register is programmed with 0x09 (9 x 1/300MHz = 30 ns).

For low speed input references less than 1.8 MHz, the SCM counter does not provide enough range to reliably perform its function. Therefore for custom inputs of less than 1.8 MHz the device should set the scm_low_lim and scm high lim to 0 and the CFM should be used as the single cycle monitor.

The CFM quickly determines large changes in frequency by verifying that there are N amount of input reference clock cycles within a programmable sample window. The value of N is programmable in the *custA_cfm_cycle* and the *custB_cfm_cycle* registers (0x6F, 0x79). The size of the sample window is defined in terms of high and low limits and are programmed as multiples of 80 MHz cycles. These are defined using the *custA_cfm_low_0*, *custA_cfm_low_1*, *custA_cfm_high_0*, *custA_cfm_high_1*, *custB_cfm_low_0*, *custB_cfm_low_1*, *custB_cfm_high_0*, *custB_cfm_high_1* registers (0x6B-0x6E, 0x75-0x78). A divide-by-4 circuit can be enabled to increase the resolution of the sample window. This is recommended when the input reference frequency exceeds 19.44 MHz. The divide-by-4 is enabled using the custA_div and custB_div registers (0x70, 0x7A). Equations for calculating the high and low limits are shown in [Figure 5](#page-15-0).

2.7 Output Clocks

The ZL30145 offers one low-jitter differential LVPECL clock (**diff**) and one APLL LVCMOS (**apll_clk**) output clock.

The single ended APLL LVCMOS output clock (**apll_clk**) frequency is programmable using the *apll_clk_freq* register (0x52). Valid frequencies are listed in [Table 3](#page-16-1). The *eth_en* and the f_sel bits are set using the *apll_run* register (0x51).

Table 3 - APLL LVCMOS Output Clock Frequencies

The differential output clock (**diff**) frequency is programmable using the *diff_sel* bit of the *diff_sel* register (0x61). When in SONET/SDH mode (eth_en = 0, f _sel = 0), any of the valid SONET/SDH clock frequencies shown in [Table](#page-17-4) [4](#page-17-4) can be selected. When in Ethernet mode (eth_en = 1), the APLL can generate two groups of frequencies - low speed (f sel diff $= 1$) or high speed (f sel diff $= 0$). Valid frequencies are listed in [Table 4](#page-17-4). The frequency group selector (f sel diff) is programmable using the apll run register (0x51). When low speed ethernet mode and high speed ethernet modes are enabled at the same time (i.e., (eth_en =1, fsel = 1 and f _sel_diff = 0), please refer to Application Note ZLAN-254 for details on the appropriate device configuration settings

diff clk sel bit settings	diff Output Frequency		
	SONET/SDH Mode	Ethernet Mode - Low Speed	Ethernet Mode - High Speed
	$eth_en = 0$ f sel diff $= 0$	$eth_en = 1$ f sel diff $= 1$	$eth_en = 1$ f sel diff $= 0$
000	19.44 MHz	Reserved	Reserved
001	38.88 MHz	125 MHz	Reserved
010	77.76 MHz	62.5 MHz	Reserved
011	155.52 MHz	Reserved	156.25 MHz
100	311.04 MHz	Reserved	312.5 MHz
101	622.08 MHz	50 MHz	Reserved
110	6.48 MHz	25 MHz	Reserved
111	51.84 MHz	12.5 MHz	Reserved

Table 4 - APLL Differential Output Clock Frequencies

2.7.1 Output Clock Squelching

A clock squelching feature is available which allows forcing the output clock to a specific logic level. The *apll_clk_run* of the *apll_run*_register (0x51) control the ethernet single ended output (**apll_clk**).

2.7.2 Disabling Output Clocks

Unused outputs can be set to a high impedance state to reduce power consumption. The differential outputs can be disabled using the diff_en bit of the *diff_ctrl* register (0x60). The apll_clk output can be disabled using the *apll_clk_en* of the *apll_enable* register (0x50).

2.8 Configurable Input-to-Output and Output-to-Output Delays

The ZL30146 allows programmable static delay compensation for controlling input-to-output and output-to-output delays of its clocks and frame pulses.

Figure 6 - Phase Delay Adjustments

The SONET/SDH/Ethernet APLL can be configured to lead or lag the selected input reference clock using the DPLL Fine Delay register (0x63). This allows delay adjustments in steps of 119.2 ps definable as an 8-bit two's complement value in the range of -128 to +127. Negative values delay the output clock, positive values advance the output clock. This gives a total delay adjustment in the range of -15.26 ns to +15.14 ns.

In addition to the delay introduced by the DPLL Fine Delay, the SONET/SDH/Ethernet APLL has the ability to add their own fine delay adjustments by programming registers 0x55. These registers are programmed as 8-bit two's complement values representing delays defined in steps of 119.2 ps with a range of -15.26 ns to +15.14 ns.

The single-ended output clock (**apll_clk**) can be independently offset by 90, 180, and 270 degrees using the coarse delay registers (0x53).

The differential clock output (**diff**) can be delayed by -1.6 ns, 0 ns, +1.6 ns, or +3.2 ns. This delay is programmable using the *diff_adjust* bit of the *diff_ctrl* register (0x60).

2.9 Master Clock Interface

The master oscillator determines the DPLL's free-run frequency accuracy and holdover stability. The reference monitor circuitry also uses this frequency as its point of reference (0 ppm) when making frequency measurements. The master clock interface was designed to accept either a free-running clock oscillator (XO) or a crystal (XTAL). Refer to application note ZLAN-68 for a list of recommended clock oscillators. Oscillators up to 32ppm of frequency accuracy may be used with the ZL30145.

2.10 Clock Oscillator

When using a clock oscillator as the master timing source, connect the oscillator's output clock to the **osci** pin as shown in [Figure 7.](#page-18-3) The connection to osci should be direct and not AC coupled. The **osco** pin must be left unconnected.

Figure 7 - Clock Oscillator Circuit

2.11 Power Up/Down Sequence

The 3.3 V power rail should be powered before or simultaneously with the 1.8 V power rail to prevent the risk of latch-up. The power-down sequence is less critical, however it should be performed in the reverse order to reduce transient currents that consume power.

2.12 Power Supply Filtering

Jitter levels on the ZL30145 output clocks may increase if the device is exposed to excessive noise on its power pins. For optimal jitter performance, the ZL30145 device should be isolated from noise on power planes connected to its 3.3 V and 1.8 V supply pins. For recommended common layout practices, refer to Microsemi Application Note ZLAN-212.

2.13 Reset Circuit

To ensure proper operation, the device must be reset by holding the rst_b pin low for at least 300 ns after power-up. Following reset, the device will operate under specified default settings.

The reset pin can be controlled with on-board system reset circuitry or by using a stand-alone power-up reset circuit as shown in [Figure 8](#page-19-3). This circuit provides approximately 60 μs of reset low time. The rst_b input has schmitt trigger properties to prevent level bouncing.

Figure 8 - Typical Power-Up Reset Circuit

2.14 APLL Filter Components and Recommended Layout

The low jitter APLL in the ZL30145 uses external components to help optimize its loop bandwidth. For optimal jitter performance, the following component values are recommended:

Figure 9 - APLL Filter Component Values

300 Ohm 2.0 nF 270 nF Copper cut-out through the entire PCB stack-up to keep all surface traces at least O^{A1} \bigcirc \circ \circ 1 mm away from filter components and to \circ \circ \circ \circ \circ prevent noise from power and ground \circ \circ \bigcirc \bigcirc \circ \bigcirc \circ \bigcirc \bigcirc planes. \bigcirc \circ \circ \circ \circ \bigcirc \circ \bigcirc \circ ⅁ \circ \bigcirc \bigcirc \circ \bigcirc \circ \circ \circ \circ \circ \bigcirc \bigcirc \bigcirc O O \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \circ \bigcirc \bigcirc \bigcirc \circ \bigcirc \circ \bigcirc \circ \bigcirc \bigcirc \bigcirc \circ \bigcirc \circ \circ \circ \bigcirc \circ \circ \circ \circ \bigcirc \circ \circ \circ \circ \bigcirc \circ \circ \circ \circ \circ \circ \bigcirc \circ \circ \bigcirc \circ \overline{O} \circ O O O O \circ \circ \circ \circ ZL30145 - Bottom View

The recommended PCB layout for the external filter components is shown in [Figure 10](#page-20-0).

Figure 10 - Recommended APLL Filter Layout

2.15 Serial Interface

A host processor controls and receives status from the ZL30145 using either a SPI or an I^2C interface. The type of interface is selected using the **i2c** en pin. As shown in [Figure 11,](#page-21-2) when i2c en is set high (or left unconnected) the serial interface is compatible with an I^2C bus and is compatible with SPI when set low.

Figure 11 - Serial Interface Configuration

2.15.1 Serial Peripheral Interface

The serial peripheral interface (SPI) allows read/write access to the registers that are used to configure, read status, and allow manual control of the device.

This interface supports two modes of access: Most Significant Bit (MSB) first transmission or Least Significant Bit (LSB) first transmission. The mode is automatically selected based on the state of **sck**_scl pin when the **cs_b**_asel0 pin is active. If the **sck**_scl pin is low during **cs_b**_asel0 activation, then MSB first timing is selected. If the **sck**_scl pin is high during **cs_b**_asel0 activation, then LSB first timing is assumed.

The SPI port expects 7-bit addressing and 8-bit data transmission, and is reset when the chip select pin **cs_b**_asel0 is high. During SPI access, the **cs_b**_asel0 pin must be held low until the operation is complete. The first bit transmitted during the address phase of a transfer indicates whether a read (1) or a write (0) is being performed. Burst read/write mode is also supported by leaving the chip select signal **cs_b**_asel0 is low after a read or a write. The address will be automatically incremented after each data byte is read or written.

The SPI supports half-duplex processor mode which means that during a write cycle to the ZL30145, output data from the **so** pin must be ignored. Similarly, the input data on the **si**_sda pin is ignored by the device during a read cycle from the ZL30145.

Functional waveforms for the LSB and MSB first mode, and burst mode are shown in [Figure 12,](#page-22-1) [Figure 13](#page-22-2) and [Figure 14](#page-23-1). Timing characteristics are shown in [Table 6](#page-50-2), [Figure 24](#page-50-0), and [Figure 25](#page-50-1).

2.15.2 SPI Functional Waveforms

Figure 12 - LSB First Mode - One Byte Transfer

Figure 13 - MSB First Mode - One Byte Transfer

Figure 14 - Example of a Burst Mode Operation

2.15.3 I2C Interface

The I²C controller supports version 2.1 (January 2000) of the Philips I²C bus specification. The port operates in slave mode with 7-bit addressing, and can operate in Standard (100 kbits/s) and Fast (400 kbits/s) mode. Burst mode is supported in both standard and fast modes.

Data is transferred MSB first and occurs in 1 byte blocks. As shown in [Figure 15,](#page-23-2) a **write** command consists of a 7 bit device (slave) address, a 7-bit register address (0x00 - 0x7F), and 8-bits of data.

Figure 15 - I2C Data Write Protocol

A **read** is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. This is shown in [Figure 16.](#page-23-3)

Figure 16 - I2C Data Write Protocol

The **7-bit device (slave) address** of the ZL30145 contains a 6 bit fixed address plus a variable bit which is set with the **asel0** pin. This allows two ZL30145s to share the same I²C bus. The address configuration is shown in [Figure](#page-24-0) [17](#page-24-0).

Figure 17 - ZL30145 I2C 7-bit Slave Address

The ZL30145 also supports burst mode which allows multiple data write or read operations with a single specified address. This is shown in [Figure 18](#page-24-1) (write) and [Figure 19](#page-24-2) (read). The first data byte is written/read from the specified address, and subsequent data bytes are written/read using an automatically incremented address. The maximum auto incremented address of a burst operation is 0x7F. Any operations beyond this limit will be ignored. In other words, the auto incremented address does not wrap around to 0x00 after reaching 0x7F.

Figure 18 - I2C Data Write Burst Mode

Figure 19 - I2C Data Read Burst Mode

The timing specification for the $I²C$ interface is shown in [Figure 26](#page-51-0) and [Table 7.](#page-51-1)

3.0 Software Configuration

The ZL30145 is mainly controlled by accessing software registers through the serial interface (SPI or $\overline{1}^2$ C). The device can be configured to operate in a highly automated manner which minimizes its interaction with the system's processor, or it can operate in a manual mode where the system processor controls most of the operation of the device.

3.0.1 Interrupts

The device has several status registers to indicate its current state of operation. The interrupt pin (**int_b**) becomes active (low) when a critical change in status occurs. Examples of critical events that would trigger an interrupt are:

- Reference failure
- Changes in mode of operation (lock, holdover)

Most of the interrupt register bits behave like "sticky bits" which means that once they are triggered, they will stay triggered even if the condition that caused the interrupt is removed. When a register containing sticky bits is read, the sticky bits are automatically cleared.

3.0.2 Multi-byte Register Values

The ZL30145 register map is based on 8-bit register access, so register values that require more than 8 bits must be spread out over multiple registers and accessed in 8-bit segments. When accessing multi-byte register values, it is important that the registers are accessed in the proper order. The 8-bit register containing the least significant byte (LSB) must be accessed first, and the register containing the most significant byte (MSB) must be accessed last. An example of a multi-byte register is shown in [Figure 20](#page-25-3). When reading a multi-byte value, the value across all of its registers remains stable until the MSB is read. When writing a multi-byte value, the value is latched when the MSB is written.

Example:

The programmable frame pulse phase offset for p_fp is programmed using a 22-bit value which is spread over three 8-bit registers. The LSB is contained in address 0x40, the middle byte in 0x41, and the MSB in 0x42. When reading or writing this multi-byte value, the LSB must be accessed first, followed by the middle byte, and the MSB last.

Figure 20 - Accessing Multi-byte Register Values

The following table provides a summary of the registers available for status updates and configuration of the device.

Table 5 - Register Map

Table 5 - Register Map (continued)

Table 5 - Register Map (continued)

Table 5 - Register Map (continued)

4.0 Detailed Register Map

Address: **0x1D** Register Name: **dpll_ctrl_0** Default Value: **See description** Type: R/W

Bit Function Name Account Service Service 0 | reserved | Leave as default 3:1 bandwidth 011: 14 Hz 100: 28 Hz (limited to 14 Hz for 2 kHz references) 101: 890 Hz (limited to 14 Hz and 56 Hz for 2 kHz and 8 kHz references respectively) - default value All other settings are reserved. 7:4 reserved Leave as default

5.0 AC and DC Electrical Characteristics

DC Electrical Characteristics - Absolute Maximum Ratings*

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. * Voltages are with respect to ground (GND) unless otherwise stated.

Recommended Operating Conditions*

* Voltages are with respect to ground (GND) unless otherwise stated.

DC Electrical Characteristics*

* Supply voltage and operating temperature are as per Recommended Operating Conditions.

* Voltages are with respect to ground (GND) unless otherwise stated.

AC Electrical Characteristics* - Input To Output Timing For Ref Reference (See [Figure 21\)](#page-47-0).

* Input to output timing is measured over the specified operating voltage and temperature ranges using the same input and output spot frequencies of 2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 6.48 MHz, 8.192 MHz, 16.384 MHz, 19.44 MHz, 38.88 MHz, and 77.76 MHz.

Figure 21 - Input To Output Timing

AC Electrical Characteristics - Output Clock Duty Cycle1 (See [Figure 22](#page-48-0)).

1. Duty cycle is measured over the specified operating voltage and temperature ranges at specified spot frequencies.

2. Measured on spot frequencies of 1.544 MHz, 2.048 MHz, 3.088 MHz, 4.096 MHz, 6.312 MHz, 8.192 MHz, 8.448 MHz, 16.384 MHz, 25 MHz, 32.768 MHz, 34.368 MHz, 44.736 MHz, 65.536 MHz, 125 MHz.

3. Measured on spot frequencies of 6.48 MHz, 19.44 MHz, 25 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz.

Figure 22 - Output Duty Cycle

AC Electrical Characteristics* - Output Clock Fall and Rise Times1 (See [Figure 23\)](#page-49-0).

1. Output fall and rise times are specified over the operating voltage and temperature ranges at 10 MHz.

Figure 23 - Output Clock Fall and Rise Times

AC Electrical Characteristics - Serial Peripheral Interface Timing

Table 6 - Serial Peripheral Interface Timing

Figure 24 - Serial Peripheral Interface Timing - LSB First Mode

AC Electrical Characteristics - I2C Timing

Table 7 - I2C Serial Microport Timing

Figure 26 - I2C Serial Microport Timing

Performance Characteristics - Output Jitter Generation On Differential LVPECL Output (diff) with apll_clk output disabled.

¹ Typical jitter specifications are measured with the differential outputs enabled and all other outputs disabled when operating under nominal
voltages of 1.8 V and 3.3 V and at an ambient temperature of 25°C.

² Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage
range with the differential outputs enabled and apll_clk output disabled.

Performance Characteristics - Output Jitter Generation On Differential LVPECL Outputs (diff) with apll_clk output enabled.

¹ Typical jitter specifications are measured under the power-up default configuration when operating under nominal voltages of 1.8 V and 3.3 V
and at an ambient temperature of 25°C.

 2 Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage range with apll_clk output enabled while generating any of the frequencies available from the SONET/SDH/Ethernet synthesizer.

Performance Characteristics - Output Jitter Generation On Differential LVPECL Outputs (diff) with apll_clk output enabled.

¹ Typical jitter specifications are measured under the power-up default configuration when operating under nominal voltages of 1.8 V and 3.3 V
and at an ambient temperature of 25°C.

² Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage
range with apll_clk output enabled while generating any of the frequencies ava

¹ Typical jitter specifications are measured when operating at nominal voltages of 1.8 V and 3.3 V and at an ambient temperature of 25^oC.

 2 Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage range with the diff output enabled.

6.0 Thermal Characteristics

Table 8 - Thermal Data

