

# ZL30155 Dual Channel Universal Clock Translator

**Data Sheet** 

March 2015

#### **Features**

- Two independent clock channels
- Programmable synthesizers generate any clockrate from 1 kHz to 750 MHz
- Two precision synthesizers generate clocks with jitter below 0.7 ps RMS for 10 G PHYs
- Programmable digital PLLs synchronize to any clock rate from 1 kHz to 750 MHz
- Flexible two-stage architecture translates between arbitrary data, line coding and FEC rates
- Digital PLLs filter jitter from 14 Hz, 28 Hz, 56 Hz, 112 Hz, 224 Hz, 448 Hz or 896 Hz
- Automatic hitless reference switching and digital holdover on reference fail
- Four reference inputs configurable as single ended or differential
- Eight LVPECL outputs and four LVCMOS outputs
- · Operates from a single crystal resonator or clock

#### **Ordering Information**

ZL30155GGG2 100 Pin LBGA\* Trays

\*Pb Free Tin/Silver/Copper
-40°C to +85°C

#### oscillator

- Customer defined default device configuration, including input/output frequencies, is available via OTP(One Time Programmable) memory
- Dynamically configurable via SPI/I2C interface and volatile configuration registers

## **Applications**

- · 10 Gigabit line cards
- Synchronous Ethernet, 10 GBASE-R and 10 GBASE-W
- · OTN multiplexers and transponders
- · SONET/SDH, Fibre Channel, XAUI




Figure 1 - Functional Block Diagram

## **Table of Contents**

| 1.0 l | Pin Diagram   | 10    | J |
|-------|---|-------|---|
| 2.0 I | Pin Description   | 11    | ı |
|       | Application Example   |       |   |
|       | Functional Description  |       |   |
|       | 4.1 Input Sources   |       |   |
|       | 4.2 Input Reference Monitoring  |       |   |
|       | 4.3 Digital Phase Locked Loop (DPLL)  |       |   |
|       | 4.3.1 DPLL General Characteristics  |       |   |
|       | 4.3.2 DPLL States   |       |   |
|       | 4.3.3 DPLL Rate Conversion Function and FEC Support                         | 19    | 9 |
|       | 4.3.4 DPLL Input to Output and Output to Output Phase Alignment             |       |   |
|       | 4.4 Frequency Synthesis Engine  |       |   |
|       | 4.5 Dividers and Skew Management  | 20    | ) |
|       | 4.6 Output Multiplexer  | 21    | 1 |
|       | 4.7 Output Drivers  |       |   |
|       | 4.8 Input Buffers   |       |   |
|       | 4.9 Master Clock Interface  |       |   |
|       | 4.10 Clock Oscillator   |       |   |
|       | 4.11 Power Up/Down Sequence   |       |   |
|       | 4.12 Power Supply Filtering   |       |   |
|       | 4.13 Reset and Configuration Circuit  |       |   |
|       | 4.14 Ultra Low Jitter Synthesizer Filter Components and Recommended Layout  |       |   |
|       | Configuration and Control   |       |   |
|       | 5.1 Custom OTP Configuration  | 30    | ) |
|       | 5.2 GPIO Configuration and Programmability                                  |       |   |
|       | 5.3 Configuration Registers   |       |   |
|       | 5.3.1 Input Reference Configuration and Programmability                     |       |   |
|       | 5.3.2 DPLL Configuration and Programmability                                |       |   |
|       | 5.3.3 Output Multiplexer Configuration and Programmability                  |       |   |
|       | 5.3.4 Synthesis Macro Configuration and Programmability                     |       |   |
|       | 5.3.5 Output Dividers and Skew Management Configuration and Programmability |       |   |
|       | 5.3.6 Output Drivers configuration and Programmability                      |       |   |
|       | 5.4 State Control and Reference Switch Modes                                |       |   |
|       | 5.4.1 Un-managed Mode   |       |   |
|       | 5.4.2 Managed Mode  |       |   |
|       | Host Interface  |       |   |
|       | 6.1 Serial Peripheral Interface   |       |   |
|       | 6.1.1 Least Significant Bit (LSB) First Transmission Mode                   |       |   |
|       | 6.1.2 Most Significant Bit (MSB) First Transmission Mode                    |       |   |
|       | 6.1.3 SPI Burst Mode Operation  |       |   |
|       | 6.1.4 I2C Interface   |       |   |
|       | Register Map  |       |   |
|       | Detailed Register Map   |       |   |
| 9.0   | AC and DC Electrical Characteristics  | . 120 | ) |
|       | Performance Characterization  |       |   |
|       | 10.1 Output Clocks Jitter Generation  |       |   |
|       | 10.2 DPLL Performance Characteristics                                       |       |   |
|       | Thermal Characteristics   |       |   |
|       | Mechanical Drawing  |       |   |
|       |   |       |   |
| 13.0  | Package Markings  | . 131 | 1 |





| 13.1 100-pin BGA. Package Top Mark Format | . 13 | 31 |
|---|------|----|
|   |      |    |

## ZL30155

## **List of Figures**

| Figure 1 - Functional Block Diagram   | 1   |
|---|-----|
| Figure 2 - Package Description  |     |
| Figure 3 - Application Diagram: Frequency Translation for OTN Transponder Frequency Translation | 15  |
| Figure 4 - Output Clocks Muxing Configuration   | 21  |
| Figure 5 - Terminating LVPECL Outputs   | 22  |
| Figure 6 - Terminating AC Coupled LVPECL Outputs  | 23  |
| Figure 7 - Terminating LVCMOS outputs   |     |
| Figure 8 - Differential DC Coupled LVPECL Termination   | 24  |
| Figure 9 - Differential AC Coupled LVPECL Termination   | 25  |
| Figure 10 - Differential DC Coupled LVDS Termination  | 25  |
| Figure 11 - Differential AC Coupled LVDS Termination  |     |
| Figure 12 - Single Ended CMOS Termination   |     |
| Figure 13 - Clock Oscillator Circuit  | 27  |
| Figure 14 - Typical Power-Up Reset and Configuration Circuit                                    | 28  |
| Figure 15 - APLL Filter Component Values  |     |
| Figure 16 - Recommended layout for loop filters   | 29  |
| Figure 17 - Serial Interface Configuration  |     |
| Figure 18 - Serial Peripheral Interface Functional Waveforms - LSB First Mode                   | 40  |
| Figure 19 - Serial Peripheral Interface Functional Waveforms - MSB First Mode                   |     |
| Figure 20 - Example of a Burst Mode Operation   | 41  |
| Figure 21 - I2C Data Write Protocol   |     |
| Figure 22 - I2C Data Read Protocol  |     |
| Figure 23 - I2C 7-bit Slave Address   |     |
| Figure 24 - I2C Data Write Burst Mode   |     |
| Figure 25 - I2C Data Read Burst Mode  |     |
| Figure 26 - Accessing Multi-byte Register Values  |     |
| Figure 27 - Timing Parameter Measurement Voltage Levels   |     |
| Figure 28 - Input To Output Timing for hpoutclk0  |     |
| Figure 29 - Input To Output Timing To outclk0   |     |
| Figure 30 - Output Timing Referenced To hpclkout0/clkout0                                       |     |
| Figure 31 - Serial Peripheral Interface Timing - LSB First Mode                                 |     |
| Figure 32 - Serial Peripheral Interface Timing - MSB First Mode                                 |     |
| Figure 33 - I2C Serial Microport Timing   |     |
| Figure 34 - Non-customized Device Top Mark  |     |
| Figure 35 - Custom Factory Programmed Device Top Mark   | 131 |

## ZL30155

## **List of Tables**

| Table 1 - Pin Description                                   | 11    |
|---|-------|
| Table 2 - Guard Soak Time To Disqualify a Reference         | 17    |
| Table 3 - Guard Soak Time To Qualify a Reference            | 17    |
| Table 4 - Master Clock Frequency Selection                  | 27    |
| Table 5 - Serial Interface Selection                        | 39    |
| Table 6 - Register Map                                      | 46    |
| Table 7 - Serial Peripheral Interface Timing                | . 125 |
| Table 8 - I2C Serial Microport Timing                       | . 127 |
| Table 9 - Jitter Generation Specifications - HPDIFF Outputs | . 128 |
| Table 10 - Jitter Generation Specifications - HPOUT Outputs | . 128 |
| Table 11 - DPLL Characteristics                             | . 128 |
| Table 12 - Thermal Care                                     | . 129 |
| Table 13 - Package Marking Legend                           | . 131 |

## **Change Summary**

Below are the changes from the June 2012 issue to the March 2015 issue

| Page | Item                               | Change  |
|------|------------------------------------|---|
| 1    | Ordering Information               | Removed ZL30155GGG (leaded version) from the ordering information |
| 1    | Added Features bullet              | Included availability of customer defined default configurations  |
| 16,  | Updated section 4.0, 5.0 and added | Updated to included the availability of Custom OTP                |
| 30,  | 5.1                                | configuration   |
| 30   |                                    |   |
| 131  | 13.0, "Package Markings"           | Added section 13 for package markings                             |

Below are the changes from the May 2012 issue to the June 2012 issue

| Page | Item                            | Change                        |
|------|---------------------------------|-------------------------------|
| 50   | Register 0xC6 - Chip_revision_2 | Updated chip_revision to 0x03 |
| and  |                                 |                               |
| 112  |                                 |                               |

Below are the changes from the January 2012 issue to the May 2012 issue

| Page | Item                            | Change                        |
|------|---------------------------------|-------------------------------|
| 50   | Register 0xC6 - Chip_revision_2 | Updated chip_revision to 0x02 |
| and  |                                 |                               |
| 112  |                                 |                               |
| 123  | Input to output alignment       | Updated limits to +/- 2 ns    |
| 124  | Output to output alignment      | Updated limits to +/- 1 ns    |

Below are the changes from the December 2011 issue to the January 2012 issue

| Page      | Item   | Change   |
|-----------|--|--|
| 44        | Procedure for writing registers                      | Added procedure for updating registers   |
| 45        | Time between two write accesses to the same register | Chnaged 200ms to 10ms and added register 0x0D to list of registers taht don't require a wait period. |
| 45        | Reading from Sticky Read (StickyR) Register          | Updated procedure  |
| 50<br>and | Register 0xC6 - Chip_revision_2                      | Added register 0xC6  |
| 112       |  |  |
| 52        | Register 0x00 - id reg                               | Updated chip_revision bits [6:5]   |
|           | 0 = 0  |  |
| 58        | Register 0x0D - Sticky_r_lock                        | Updated the description of register 0x0D   |

Below are the changes from the January 2011 issue to the December 2011 issue


| Page | Item  | Change  |
|------|---|---|
| 1    | Features  | <ul> <li>Output frequency is changed from "1 kHz to 720MHz" to "1kHz to 750MHz"</li> <li>Input frequency is changed from "1 kHz to 720MHz" to "1kHz to 750MHz"</li> <li>Corrected package description in ordering information to LBGA</li> </ul>  |
| 11   | Pin description   | <ul> <li>Maximum frequency limit on differential outputs is changed from " 720MHz" to "750MHz"</li> <li>Maximum frequency limit on differential inputs is changed from " 720MHz" to "750MHz"</li> <li>Name of Ball B1 is changed from hpdif3_n to hpdiff3_n</li> <li>Name of Ball B10 is changed from hpdif7_n to hpdiff7_n</li> <li>Waiting time after pwr_b pin goes high is changed from 30 ms to 50 ms</li> </ul> |
| 11   | Pin description- Control and Status( pwr_b pin and GPIO pins) | Waiting time after pwr_b pin goes high is changed from 30 ms to 50 ms   |
| 16   | Input Sources   | Maximum frequency limit on differential inputs is changed from " 720MHz" to "750MHz"  |
| 20   | Divider and skew management                                   | Maximum frequency limit on differential outputs is changed from " 720MHz" to "750MHz"   |
| 22   | Output drivers  | Maximum speed of differential outputs is changed from " 720MHz" to "750MHz"   |
| 24   | Input Buffers   | Input frequency range for differential inputs is changed fromfrom "1kHz to 720MHz" to "1kHz to 750MHz"  |
| 26   | Clock oscillator  | Time for GPIO[1:0] pins to be held high is changed from 30 ms to 50 ms  |
| 28   | Reset and Configuration Circuit                               | Waiting time after pwr_b pin goes high is changed from 30 ms to 50 ms   |
| 33   | DPLL0 Lock Indication 2                                       | "1us during 10s period" lock condition is changed to "10us during 1s period" .  |
| 37   | Un-managed Mode   | LOS detected a failure and RefSwMaskk<0> is at logic "1" was changed to LOS detected a failure and HOMask<0> is at logic "1"  |
| 38   | Managed mode  | LOS detected a failure and RefSwMaskk<0> is at logic "1" was changed to LOS detected a failure and HOMask<0> is at logic "1"  |
| 39   | Host interface  | Time for GPIO[ 3 ]pin to be held at their appropriate value is changed form 30 ms to 50 ms  |
| 45   | Time between two write accesses to the same register          | For page_register at address 0x7F, there is no waiting time required between two write accesses.  |
| 45   | Reading from Sticky Read registers                            | Updated the StickyR procedure   |

| Page | Item  | Change   |
|------|---|--|
| 46   | Table 6   | Heading of first column is changed from "Page_Addr" to "Reg_Addr"  |
| 52   | Register 0x00 bit 7   | Updated the bit decription of bit 7(ready_indication) of register 0x00.  |
| 70   | Register 0x33 - dpll0_mode_refsel   | Added details to the decription of bits [7:6]  |
| 75   | Register 0x38 - dpll1_mode_refsel   | Added details to the decription of bits [7:6]  |
| 97   | Detailed Register Map   | "Page_Address" is changed to "Register_Address" for registers which addresses are from 0x80 to 0x91  |
| 82   | Register 0x4C - scm_cfm_limit_ref1  | 000 = +/- 0.1% (in Ref0 frequency units) changed to 000 = +/- 0.1% (in Ref1 frequency units)   |
| 83   | Register 0x4D - scm_cfm_limit_ref2  | 000 = +/- 0.1% (in Ref0 frequency units) changed to $000 = +/- 0.1%$ (in Ref2 frequency units)   |
| 85   | Register 0x4E - scm_cfm_limit_ref3  | 000 = +/- 0.1% (in Ref0 frequency units) changed to $000 = +/- 0.1%$ (in Ref3 frequency units)   |
| 98   | Register synth0_post_div_C  | Bit[15:0]: note added for odd post divider   |
| 100  | Register synth0_post_div_D  | Bit[15:0]: note added for odd post divider   |
| 103  | Register synth1_post_div_C  | Bit[15:0]: note added for odd post divider   |
| 105  | Register synth1_post_div_D Bit[15:0]: note added for odd post divider                                   |  |
| 118  | Register 0xF7 - spurs_suppression   |  |
| 120  | DC Electrical Characteristics -Power Core   | <ul> <li>"Power for Each Synthesis Engine" is changed to<br/>"Current for Each Synthesis Engine"</li> <li>"PSYN" is changed to "ISYN"</li> </ul> |
| 121  | DC Electrical Characteristics - High<br>Performance Outputs   | Note added for differential output voltage when differential frequency is higher than 720MHz   |
| 121  | AC Electrical Characteristics* - Inputs   | Maximum frequency of differential inputs is changed from " 720MHz" to "750MHz"   |
| 124  | AC Electrical Characteristics* - Outputs  | Maximum frequency of differential outputs is changed from " 720MHz" to "750MHz"  |
| 128  | <ul><li>Output Clocks Jitter Generation</li><li>Table 11</li></ul>                                      | Jitter measurement filter for 77.76MHz is changed from "12kHz-5MHz" to "12kHz-20MHz"     Note added for lock time                                |
| 130  | Section 12 0  |  |
|      | Section 12.0 Replaced drawing to reflect correct paction  |  |
| 120  | DC Electrical Characteristics  All "AV <sub>DD-IO</sub> " symbols are replaced with "AV <sub>DD</sub> " |  |

Below are the changes from the November 2010 issue to the January 2011 issue.

| Page | Item   | Change   |
|------|--|--|
| 6    | Figure 2   | Names of pin B5, B6, H5, and H6 are changed from AVcore to Vcore   |
| 10   | Table 1  | Names of pin B5, B6, H5, and H6 are changed from AVcore to Vcore, and they are merged to the same entry with pin D5, G5, and G6. Layout application note is referred |
| 12   | Coarse Frequency Monitor (CFM)                   | Minimum frequency irregularity is changed from 1% to 0.1%  |
| 34   | 6.1 Serial Peripheral Interface                  | SPI burst mode operation description is added  |
| 36   | Figure 20  | Example of a Burst Mode Operation is added   |
| 48   | Register 0x07, bit 2                             | Description is for CFM instead of SCM  |
| 64   | Register 0x34, bits 7:4                          | Function name "dpll1_refswitch_fail_mask" is changed to "dpll0_regswitch_fail_mask"  |
| 72   | Register 0x46, bit 4                             | Function name "hpout42_reduced_pwr" is changed to "hpout4_reduced_pwr"   |
| 79   | Register 0x4F, bit field                         | Bits "2:0" is changed to "1:0"   |
| 110  | Table - Recommended Operating Conditions         | Row 2, AVcore is removed from the "Sym" column   |
| 114  | Table - AC Electrical Characteristics* - Outputs | Row 3, clock duty cycle is changed from "43%-57%" to "45%-55%"   |
| 114  | Table - AC Electrical Characteristics* - Outputs | Row 4, note "From 0.2AVDD-IO to 0.8AVDD-IO" is removed   |

## 1.0 Pin Diagram



- A1 corner is identified by metallized markings.

Figure 2 - Package Description

## 2.0 Pin Description

All device inputs and output are LVCMOS unless it was specifically stated to be differential.

| Ball #  | Name  | I/O | Description   |  |
|---|---|-----|---|--|
| Input Ref   | Input Reference   |     |   |  |
| J4<br>K4<br>J5<br>K5<br>K6<br>J6<br>K7<br>J7  | ref0_p ref0_n ref1_p ref1_n ref2_p ref2_n ref3_p ref3_n   | I   | Input Reference 0, 1, 2 and 3. Input reference sources used for synchronization. The positive and negative pair of these inputs accepts a differential input signal. The refx_p input terminal accept a CMOS input reference. These inputs could be used as a device external feedback input.  Maximum frequency limit on single ended inputs is 177.5 MHz, and 750 MHz on differential inputs.                               |  |
| G2<br>G1<br>G9<br>G10   | hpoutclk0<br>hpoutclk1<br>hpoutclk2<br>hpoutclk3  | 0   | High Performance Output Clock 0 to 3. This output can be configured to provide any one of the single ended high performance clock outputs.  Maximum frequency limit on single ended LVCMOS outputs is 177.5 MHz   |  |
| E1<br>E2<br>D1<br>D2<br>C1<br>C2<br>A1<br>B1<br>E10<br>E9<br>D10<br>D9<br>C10<br>C9<br>A10<br>B10 | hpdiff0_p hpdiff0_n hpdiff1_p hpdiff1_n hpdiff2_p hpdiff3_p hpdiff3_n hpdiff4_p hpdiff4_n hpdiff5_p hpdiff5_n hpdiff6_p hpdiff7_p hpdiff7_n | 0   | High Performance Differential Output Clock 0 to 7 (LVPECL). This output can be configured to provide any one of the available high performance differential output clocks.  Maximum frequency limit on differential outputs is 750 MHz  |  |
| B7  | pwr_b   | I   | Power-on Reset. A logic low at this input resets the device. To ensure proper operation, the device must be reset after power-up. The pwr_b pin should be held low for 2 ms. This pin is internally pulled-up to V <sub>DD</sub> . User can access device registers either 50 ms after pwr_b goes high, or after bit 7 in register at address 0x00 goes high which can be determined by polling the register at address 0x00. |  |

**Table 1 - Pin Description** 

| Ball #   | Name   | I/O | Description  |
|--|--|-----|--|
| C7<br>F7<br>G7<br>F8<br>F3<br>C4<br>F1<br>E4<br>E7<br>G3<br>H7<br>D7 | gpio0<br>gpio1<br>gpio2<br>gpio3<br>gpio4<br>gpio5<br>gpio6<br>gpio7<br>gpio8<br>gpio9<br>gpio10<br>gpio11 | I/O | <ul> <li>General Purpose Input and Output pins. These are general purpose pins managed by the internal processor based on device configuration. Recommended usage of GPIO include: <ul> <li>DPLL lock indicators</li> <li>DPLL holdover indicators</li> <li>Reference fail indicators</li> <li>Reference select control or monitor</li> <li>Differential output clock enable (per output or as a bank of 2 or 4 outputs)</li> <li>High performance LVCMOS outputs enable</li> <li>Host Interrupt Output: flags changes of device status prompting the processor to read the enabled interrupt service registers (ISR).</li> </ul> </li> <li>Pins 5:0 are internally pulled down to GND and pins 11:6 are internally pulled up to V<sub>DD</sub>.</li> <li>If not used GPIO can be kept unconnected.</li> <li>After power on reset, device GPIO[0,1,3,4,5] configure some of device basic functions, GPIO[3] set I2C or SPI control mode, GPIO[1,0] set master clock rate selection. The GPIO[0,1,3] pins must be either pulled low or high with an external 1 KΩ resistor as needed for their assigned functions at reset; or they must be driven low or high for 50 ms after reset, and released and used for normal GPIO functions.</li> <li>The GPIO[4,5] pins must be either pulled low with external 1 KΩ resistors; or they must be driven low for 50 ms after reset, and then released and used for normal GPIO functions.</li> </ul> |
| Host Inte  | rface  |     |  |
| F10  | sck_scl  | I/O | Clock for Serial Interface. Provides clock for serial micro-port interface. This pin is also the serial clock line (SCL) when the host interface is configured for I2C mode. As an input this pin is internally pulled up to $V_{DD}$ .  |
| G4   | si_sda   | I/O | <b>Serial Interface Input.</b> Serial interface input stream. The serial data stream holds the access command, the address and the write data bits. This pin is also the serial data line (SDA) when host interface is configured for I2C mode. This pin is internally pulled up to V <sub>DD</sub> .  |
| F4   | so_asel1   | I/O | <b>Serial Interface Output.</b> Serial interface output stream. As an output the serial stream holds the read data bits. This pin is also the I2C address select when host interface is configured for I2C mode.   |
| G8   | cs_b_asel0   | I   | Chip Select for Serial Interface. Serial interface chip select, this is an active low signal. This pin is also the I2C address select when host interface is configured for I2C mode. This pin is internally pulled up to $V_{DD}$ .   |

Table 1 - Pin Description (continued)

| Ball #                                   | Name               | I/O      | Description  |
|--|--------------------|----------|--|
| APLL Loo                                 | p Filter           |          |  |
| А3                                       | filter1            | Α        | External Analog PLL1 Loop Filter terminal.   |
| В3                                       | filter1_ref        | Α        | Analog PLL1 External Loop Filter Reference.  |
| A8                                       | filter2            | Α        | External Analog PLL2 Loop Filter terminal.   |
| B8                                       | filter2_ref        | Α        | Analog PLL2 External Loop Filter Reference.  |
| JTAG (IEE                                | E 1149.1) and Test |          |  |
| D4                                       | test_en            | I        | <b>Test Mode Enable.</b> A logic high at this pin enables device test modes. This pin is internally pulled down to GND. Connect this pin to GND.   |
| C5                                       | at                 | A-I/O    | Analog PLL Test. Test pin for analog PLL. Leave unconnected.   |
| J3                                       | tdo                | 0        | <b>Test Serial Data Out.</b> JTAG serial data is output on this pin on the falling edge of tck. This pin is held in high impedance state when JTAG scan is not enabled.  |
| K8                                       | tdi                | I        | <b>Test Serial Data In.</b> JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to $V_{DD}$ . If this pin is not used then it should be left unconnected.  |
| K3                                       | trst_b             | I        | <b>Test Reset.</b> Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up to ensure that the device is in the normal functional state. This pin is internally pulled up to VDD. If this pin is not used then it should be connected to GND. |
| H4                                       | tck                | I        | <b>Test Clock.</b> Provides the clock to the JTAG test logic. This pin is internally pulled up to $V_{DD}$ . If this pin is not used then it should be connected to GND.   |
| J8                                       | tms                | I        | <b>Test Mode Select.</b> JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to $V_{DD}$ . If this pin is not used then it should be left unconnected.   |
| Master Cl                                | ock                | <b>!</b> |  |
| A5                                       | osco               | A-O      | Oscillator Master Clock. For crystal operation, a crystal is connected from this pin to osci. Not suitable for driving other devices. For clock oscillator operation, this pin is left unconnected.  |
| A6                                       | osci               | I        | Oscillator Master Clock. For crystal operation, a crystal is connected from this pin to osco. For clock oscillator operation, this pin is connected to a clock source.   |
| Miscellan                                | eous               |          |  |
| J1<br>J2<br>K1<br>K2<br>K9<br>K10<br>J10 | NC                 |          | No Connection. Leave unconnected.  |

Table 1 - Pin Description (continued)

| Ball #   | Name               | I/O | Description   |
|--|--------------------|-----|---|
| Power an   | nd Ground          | '   |   |
| D6<br>H1<br>H10  | V <sub>DD-IO</sub> |     | Positive Supply Voltage IO. +3.3V <sub>DC</sub> nominal.  |
| B5<br>B6<br>D5<br>G5<br>G6<br>H5                               | V <sub>CORE</sub>  |     | Positive Supply Voltage. +1.8V <sub>DC</sub> nominal.  These pins should not be connected together on the board. Please refer |
| H6   |                    |     | to ZLAN-269 for recommendations   |
| B4<br>D3<br>D8<br>E3<br>E8<br>F2<br>F9                         | AV <sub>DD</sub>   |     | Positive Analog Supply Voltage. +3.3V <sub>DC</sub> nominal.  |
| C6<br>E5<br>E6<br>F5<br>F6                                     | V <sub>SS</sub>    |     | Ground. 0 Volts.  |
| A2<br>A4<br>A7<br>A9<br>B2<br>B9<br>C3<br>C8<br>H2<br>H3<br>H8 | AV <sub>SS</sub>   |     | Analog Ground. 0 Volts.   |

Table 1 - Pin Description (continued)

## 3.0 Application Example

OTN transponders designed for bit synchronous mapping need to translate between the client data rate and the OTUk data rate while complying with the jitter and wander generation requirements of each interface. Figure 3 illustrates how a single ZL30155 efficiently handles both the client to OTU2 clock rate translation, and the OTU2 to client clock rate translation for a 10G OTN transponder.

The ZL30155 in Figure 3 in configured with one PLL channel (PLL0) that accepts the OC-192/STM-64/10GBASE-W receive clock and multiplies that clock rate by 255/237 to generate the OTU2 transmit clock. The other PLL channel (PLL1) accepts an OTU2 receive clock and multiplies that clock rate by 237/255 to generate the OC-192/STM-64/10GBASE-W transmit clock. Both transmit clocks generated by the ZL30155 are jitter and wander compliant for their respective interfaces. The two PLL channels of the ZL30155 can be easily reconfigured by the system host processor without any hardware changes to handle clock rate translation between 10 GBASE-R client and OTU2-e OTN signals.




Figure 3 - Application Diagram: Frequency Translation for OTN Transponder Frequency Translation

## 4.0 Functional Description

The functional block diagram of the device is shown in Figure 1. The ZL30155 is a Dual channel clock translator that can be configured by any of the following methods; power-up with its default configuration; power-up with a custom OTP (One Time Programmable) configuration; after power-up it can be dynamically configured via the SPI/I2C port. Configurations set via the SPI/I2C are volatile and will need to be rewritten if the device is reset or powered-down. The SPI/I2C port is also used to access the status registers. The ZL30155's detailed operation is described in the following sections.

#### 4.1 Input Sources

The device has 5 input sources: 4 input references (single ended or differential) and one oscillator clock source (oscillator or xtal).

The device master clock frequency is configured on reset via external voltage levels on GPIO[1:0] pins. The recommended frequency of the master clock is 24.576 MHz.

The device synchronizes (locks) to any input reference which is a 1 kHz multiple, or it synchronizes (locks) to any input reference which is an (M/N x 1 kHz) multiple (FEC rate converted) where M and N are 16 bits wide.

The device input reference frequency is programmed during initialization, change of input reference frequency can be supported if DPLL was forced in to Holdover mode before a frequency change. Automatic detection of input reference frequency is not supported.

The device accepts an input reference with maximum frequency of 177.5 MHz through single ended LVCMOS input (or 750 MHz frequency through differential inputs) and a minimum frequency of 1 kHz.

If the frequency of an input reference exceeds 400 MHz, the reference will need to be divided by 2 before being fed to DPLL. Division by 2 can be set by programming ref config register at address 0x0A.

#### 4.2 Input Reference Monitoring

The input references are monitored by reference monitor schemes, independent for each reference. They indicate abnormal behavior of the reference signal, for example; drift from its nominal frequency or excessive jitter.

- Loss of Signal Monitor (LOS): LOS is an external signal, fed to one of GPIO pins. LOS is typically generated by a PHY device whose recovered clock is fed to one of reference inputs. PHY device will generate LOS signal when it cannot reliably extract the clock from the line. User can set one of GPIO pins as LOS input by programming corresponding GPIO register.
- Coarse Frequency Monitor (CFM): This circuit monitors the reference over a short time interval. It detects large frequency irregularities (larger than 0.1%).
- Single Cycle Monitor (SCM): This detector checks the period of a single clock cycle to detect large phase hits or the complete loss of the clock.
- **Guard Soak Timer (GST):** Timer associated with the CFM and SCM modules to disqualify the reference input signal (see Table 2)

The monitor failure indicators are flagged in the status registers and have associated mask bits, as follows:

- Reference Fail Mask: Ref0FailMask<3:0>, Ref1FailMask<3:0>, Ref2FailMask<3:0>, Ref3FailMask<3:0>: these mask bits masks the failure indicator on corresponding fail pins/bits.
- Reference Switching Mask for the current active (locked to) reference: RefSwMask<3:0> these mask bits
  masks the failure indicators that are used in the automatic reference switching state machine
  independently for each supported DPLL.

- Holdover Mask for the current active (locked to) reference: HOMask<3:0>, these mask bits masks the
  failure indicators that are used to go into auto-holdover independently for each supported DPLL.
- · MSB bit for CFM and LSB bit for GST

The single cycle and coarse monitor failure flags feed a timer (Guard Soak Timer) that disqualifies the reference input signal when the failures are present for more than the period of time defined in Table 2.

| Guard Soak Timer Control bits in control register | Time to disqualify a reference | Notes         |
|---|--------------------------------|---------------|
| 00  | minimum delay possible         |               |
| 01  | 10 ms                          |               |
| 10  | 50 ms                          | default value |
| 11  | 2.5 s                          |               |

Table 2 - Guard Soak Time To Disqualify a Reference

The Guard Soak Timer that is used for the CFM and SCM modules has a built-in decay time hysteresis according to Table 3 (Timer to Qualify a reference) to prevent flickering of status bits at the threshold boundaries.

The Timer to Qualify a reference is a multiple of the Guard Soak Timer. Table 3 shows the multiplication factor to multiply the Guard Soak Timer to calculate the time to qualify a reference.

| Control bits to control the Timer to qualify a reference | Multiples of the Guard Soak Time to qualify a reference | Notes         |
|--|---|---------------|
| 00   | 2   |               |
| 01   | 4   | Default value |
| 10   | 16  |               |
| 11   | 32  |               |

Table 3 - Guard Soak Time To Qualify a Reference

When a GPIO pin is used as a reference fail indicator, it indicates a valid reference if:

- The SCM does not detect phase hits, nor complete loss of clock or Ref<i>FailMask<0> is at logic "0"
- The CFM does not detect phase irregularity or Ref<i>FailMask<1> is at logic "0"
- The Guard Soak Time is triggered or Ref<i>FailMask<2> is at logic "0"

#### 4.3 Digital Phase Locked Loop (DPLL)

The device supports four independent digital PLL modules. Initial default configuration defines two active DPLLs.

#### 4.3.1 DPLL General Characteristics

#### Pull-in Hold-in range

The DPLL supports pull-in/hold-in of +/-52 ppm, +/-130 ppm, +/-400 ppm or +/-3900 ppm.

#### **DPLL** bandwidth (jitter/wander transfer)

The DPLL supports the following first order filtering cut-off frequencies:14 Hz, 28 Hz, 56 Hz, 112 Hz, 224 Hz, 448 Hz and 896 Hz. DPLL bandwidth is determined during the initialization. Dynamic change of DPLL bandwidth is supported. When changing the bandwidth dynamically, it is recommended to put DPLL to the Holdover mode first and then to change the bandwidth. After the bandwidth has been changed, the DPLL should be set to the Normal mode.

The DPLL locks to an input reference and provides stable low jitter output clock if the selected loop bandwidth is less than 1/30th the input reference frequency. As an example, a 19.44 MHz reference could deploy a bandwidth up to 896 Hz, and a 1 kHz input reference would deploy a loop bandwidth of 14 Hz. For 8 kHz reference we recommend a maximum loop bandwidth of 56 Hz.

#### Jitter/Wander Generation

Jitter and wander generation performances are provided in section 10.0, "Performance Characterization".

#### **Phase Transients**

On reference switch with phase tracking active (i.e., TIE clear active or glitch-less reference switching), the DPLL transitions the phase of the output smoothly, limited by the selected loop bandwidth and by the selected phase slope limit.

The Microsemi device offers the following phase slope limiting options: 61 usec/sec, 7.5 usec/sec, 0.885 usec/sec or unlimited. If required phase slope limit is 0.885 usec/sec or 7.5 usec/sec, user should first set the device to unlimited phase slope and change it to required phase slope limit (0.885 usec/sec or 7.5 usec/sec) only after the device has achieved lock.

#### **Holdover Stability**

DPLL initial holdover accuracy is better than 50 ppb.

#### **Input Tolerance Criteria**

Input tolerance indicates that the device tolerates certain jitter, wander and phase transients at its input reference while maintaining outputs within an expected performance and without experiencing any alarms, reference switching or holdover conditions. Input tolerance is associated with input reference source characteristics and the standards associated with input reference type.

#### **DPLL Monitoring**

The DPLL provides lock and holdover indicators using the default lock indicator conditions.

The lock time is dependent on employed loop bandwidth. The device has a lock time of less than 1 sec for all available DPLL loop bandwidth selections.

#### 4.3.2 DPLL States

The device DPLL(s) supports three DPLL states: Free-run, Normal (Locked) and Holdover. The Holdover and Free-run states are used to cope with reference impairments.

Each of these modes have a corresponding state in the internal State Machine described as follows:

Freerun State: the Freerun state is entered when synchronization to the reference is not required or is not possible. Typically this occurs immediately following system power-up. In the Freerun State, the device provides timing and synchronization signals which are based on the master clock frequency (supplied to osci pin) only, and are not synchronized to the reference input signals. The freerun accuracy of the output clock is equal to the

accuracy of the master clock (osci). So if a  $\pm 20$  ppm freerun output clock is required, the master clock must also be  $\pm 20$  ppm.

**Holdover State:** the Holdover State is typically entered when input reference is temporarily disrupted. In the Holdover State, the device provides output clocks which are not locked to an external reference signal, but are based on storage techniques. The storage value is determined while the device is in Normal Mode and locked to an external reference signal. Initial holdover accuracy is a function of DPLL while holdover drift is reliant on the drift of the master clock (osci).

**Normal State:** the Normal State is entered when a valid reference clock is available for synchronization. In the Normal State the device provides output clocks which are synchronized to one of the available 4 input references. From a reset condition - if a valid input reference is available - the device takes less than a second (lock time) to output signals which are synchronized (phase and frequency locked) to the reference input.

#### 4.3.3 DPLL Rate Conversion Function and FEC Support

The DPLL supports rate conversion with a 16 bit forward divider and a 16 bit feedback divider.

The DPLL provides up scaling and down scaling functions.

The DPLL has the ability to switch from normal rate (before FEC is negotiated) to FEC rate and vice versa.

The DPLL supports simple rate conversion (i.e., take in 19.44 MHz and create 255/238 FEC SONET clock of 666.51 MHz), and supports double rate conversion (i.e., take in 19.44 MHz, create FEC 10 GbE clock of 644.5313, which is 66/64 rate converted 625 MHz, or create 690.5692 which is 255/238X66/64 rate converted 625 MHz)

The following is just an example of the frequencies that can be supported (many more frequencies can be supported):

#### • GbE:

- 25 MHz
- 125 MHz

#### XAUI (chip to chip interface, which is a common chassis to chassis interface):

156.25 MHz or x2 or x4 version

#### OC-192/STM-64:

- 155.52 MHz or x2 or x4 version
- 155.52 MHz x 255/237 (standard EFEC for long reach) or x2 or x4 version
- 155.52 MHz x 255/238 (standard GFEC for long reach) or x2 or x4 version

#### 10 GbE:

- 156.25 MHz which is 125 MHz x 10/8 or x2 or x4 version
- 155.52 MHz x 66/64 or x2 or x4 version
- Long reach 10 GE might require the following frequencies with simple rate conversion: (156.25 MHz x 255/237) and (156.25 MHz x 255/238).
- The following frequencies with double rate conversion: (155.52 MHz x 66/64 x 255/237) or (155.52 MHz x 66/64 x 255/238) and (156.25 MHz x 66/64 x 255/238) or (156.25 MHz x 66/64 x 255/238). Also, user can use x2 or x4 version of the listed frequencies.

Application Note ZLAN-267 explains how to generate the most common frequencies.

#### 4.3.4 DPLL Input to Output and Output to Output Phase Alignment

#### **Techniques offered for Phase Alignment**

When the output clock is locked to a jitter free and wander free input clock, input to output latency is expected to have a typical error of 0 nsec.

The coarse and fine phase adjustments allow for input to output and output to output latency corrections to compensate for PCB load delay, as detailed in 4.7, "Output Drivers".

The PLL architecture allows for implementation of an external feedback (external output clock phase sense) of the PLL path that is fed through one of the available references (REF 0, 1, 2 or 3). Such external feedback would allow for dynamic changes of PCB routing and external buffer delay caused by changes in temperature.

External feedback cannot be used if synthesizer in the feedback path is programmed such that Bs\*Ks\*Ms/Ns = 65,536,000.

## 4.4 Frequency Synthesis Engine

The device frequency synthesis engine is comprised of a hardware DCO and an analog jitter filtering APLL with built-in digital jitter attenuation scheme. It has two ultra low jitter frequency synthesis engines that can generate output clocks which meet the jitter generation requirements detailed in section 10.0, "Performance Characterization".

The frequency synthesis engines can generate any clock which is (M/N X 1 kHz) multiple (FEC rate converted clock). The M and N are 16 bits wide.

When the DPLL is locked to an input reference, the DCO external control can be used. The DCO external control allows for the calibration of the DCO center frequency to adjust for external system oscillator center frequency. One setting will control the center frequency of all active DCOs.

#### 4.5 Dividers and Skew Management

The device has 4 independent dividers associated with each frequency synthesis engine.

The divider engines associated with the high performance differential outputs generate output clocks between 1 kHz and 750 MHz with 50% duty cycle. The other divider engines generate output clocks between 1 kHz and 177.5 MHz with 50% duty cycle.

The divider modules generating the single ended output clocks provides the ability to manage the phase skew of the output clock by a coarse step equal to the internal high speed clock period.

The single ended generated output clocks can be stopped either on rising or falling edge (programmed through serial interface or GPIO).

The device can be configured to adjust the phase skew of single ended clocks in steps of sub high speed synthesizer clock cycle period.

## 4.6 Output Multiplexer

Figure 4 shows the multiplexing configuration that is supported.




Figure 4 - Output Clocks Muxing Configuration

#### 4.7 Output Drivers

The device has 8 high performance (HP) differential (LVPECL) outputs.

The device has 4 high performance (HP) single ended (LVCMOS) outputs.

High Performance (HP) single ended driver (LVCMOS) supports the jitter specification detailed in section 10.0, "Performance Characterization" and a maximum speed of 177.5 MHz.

The high performance (HP) differential driver (LVPECL) supports the jitter specification detailed in section 10.0, "Performance Characterization" and a maximum speed of 750 MHz.

LVPECL outputs should be terminated as shown in Figure 5. Terminating resistors provide 50  $\Omega$  equivalent Thevenin termination as well as biasing for the output LVPECL driver. Terminating resistors should be placed as close as possible to input pins of the LVPECL receiver. If the LVPECL receiver has internal biasing then AC coupling capacitors should be added.




Figure 5 - Terminating LVPECL Outputs

If the transmission line is required to be AC coupled then the termination shown in Figure 6 should be implemented. 200  $\Omega$  resistors are used to provide DC biasing for LVPECL driver. Both AC coupling capacitor and biasing resistors should be placed as close as possible to output pins.

Thevenin termination (127  $\Omega$  and 82  $\Omega$  resistor) provide 50  $\Omega$  termination as well as biasing of the input LVPECL receiver. If the LVPECL receiver has internal DC biasing then the line should be terminated with 100  $\Omega$  termination resistor between positive and negative input. In both cases termination resistors should be places as close as possible to the LVPECL receiver pins. Some LVPECL receivers have internal biasing and termination. In this case no external termination should be present.




Figure 6 - Terminating AC Coupled LVPECL Outputs

High performance LVCMOS outputs (hpoutclkx) should be terminated at the source with 22  $\Omega$  resistor as shown in Figure 7.




Figure 7 - Terminating LVCMOS outputs

#### 4.8 Input Buffers

has four reference inputs ref[3:0]\_p/ref[3:0]\_n that can work as either single ended or differential. By default ref0 is differential and the others are single ended. This can be changed by programming ref\_config register at address 0x0A.

Input frequency range for differential inputs is: 1 kHz to 750 MHz; for single ended inputs is: 1 kHz to 177.5 MHz.

Differential reference inputs need to be properly terminated and biased as shown in Figure 8 and Figure 9 for LVPECL and Figure 10 and Figure 11 for LVDS drivers. When terminating LVPECL signal, it is necessary either to adjust termination resistors for DC coupling or to AC couple the LVPECL driver because differential inputs have different common mode (bias) voltage than LVPECL receivers. Thevenin termination (182  $\Omega$  and 68  $\Omega$  resistors) provide 50 ohm equivalent termination as well as biasing of the input buffer for DC coupled line. For AC coupled line, Thevenin termination with 127  $\Omega$  and 82  $\Omega$  resistors should be used as shown in Figure 9. The value of the AC coupling capacitors will depend on the minimum reference clock frequency. The value of 10 nF is good for input clock frequencies above 100 MHz. For lower clock frequencies capacitor values will have to be increased.

Terminations for DC and AC coupled LVDS line are shown in Figure 10 and Figure 11 respectively. Differential input biasing is provided by LVDS driver in case of DC coupling (Figure 10), whereas for AC coupling (Figure 11) biasing is generated by 12 k $\Omega$  and 8.2 k $\Omega$  resistors. In both cases, the line is terminated with 100  $\Omega$ .resistor.

For single ended CMOS inputs, refx\_n input needs to be connected to the ground as shown in Figure 12. The value of series termination resistor will depend on CMOS output driver but the most common values are 33  $\Omega$  and 22  $\Omega$ .




Figure 8 - Differential DC Coupled LVPECL Termination




Figure 9 - Differential AC Coupled LVPECL Termination




Figure 10 - Differential DC Coupled LVDS Termination




Figure 11 - Differential AC Coupled LVDS Termination




Figure 12 - Single Ended CMOS Termination

#### 4.9 Master Clock Interface

The master oscillator determines the DPLL's free-run frequency accuracy and holdover stability. The reference monitor circuitry also uses this frequency as its point of reference (0 ppm) when making frequency measurements. The master clock interface was designed to accept either a free-running clock oscillator (XO) or a crystal (XTAL). Refer to Application Note ZLAN-68 for a list of recommended clock oscillators.

#### 4.10 Clock Oscillator

When using a clock oscillator as the master timing source, connect the oscillator's output clock to the **osci** pin as shown in Figure 13. The connection to osci should be direct and not AC coupled. The **osco** pin must be left unconnected.

When using crystal resonator as the master timing source, connect crystal between **osci** and **osco** pins as shown in Figure 13. Crystal should have bias resistor of  $1 \text{ M}\Omega$  and load capacitances C1 and C2. Value of load capacitances is dependent on crystal and should be as per crystal datasheet. Crystal should be a fundamental mode type -- not an overtone. See ZLAN-68 for crystal recommendation.




Figure 13 - Clock Oscillator Circuit

The device internal system clocks are generated off the device master clock input (Oscillator or a crystal employing an on-chip buffer/driver). The master clock selection is done at start-up using the available GPIO pins, right after pwr\_b get de-asserted. The GPIO[1:0] pins need to be held high for 50 ms after the de-assertion of pwr\_b, after which time they can be released and used as any other GPIO. Alternatively, these pins can be pulled high with 1  $k\Omega$  resistors.

| GPIO [1:0] | Master Clock Frequency |
|------------|------------------------|
| 0          | reserved               |
| 1          | reserved               |
| 2          | reserved               |
| 3          | 24.576 MHz             |

**Table 4 - Master Clock Frequency Selection** 

## 4.11 Power Up/Down Sequence

The 3.3~V supply should be powered before or simultaneously with the 1.8~V supply. The 1.8~V supply must never be greater than the 3.3~V supply by more than 0.3~V.

The power-down sequence is less critical, however it should be performed in the reverse order to reduce transient currents that consume power.

#### 4.12 Power Supply Filtering

Jitter levels on the output clocks may increase if the device is exposed to excessive noise on its power pins. For optimal jitter performance, the device should be isolated from noise on power planes connected to its 3.3 V and 1.8 V supply pins. For recommended common layout practices, refer to Application Note ZLAN-269.

## 4.13 Reset and Configuration Circuit

To ensure proper operation, the device must be reset by holding the pwr\_b pin low for at least 2 ms after power-up when 3.3 V and 1.8 V supplies are stable. Following reset, the device will operate under specified default settings.

The reset pin can be controlled with on-board system reset circuitry or by using a stand-alone power-up reset circuit as shown in Figure 14. This circuit provides approximately 2 ms of reset low time. The pwr\_b input has Schmidt trigger properties to prevent level bouncing.




Figure 14 - Typical Power-Up Reset and Configuration Circuit

General purpose pins gpio[0,1,3,4,5] are used to configure device on the power up. They have to be pulled up/down with 1 K $\Omega$  resistors as shown in Figure 14 or they can be pulsed low/high during the pwr\_b low pulse and kept at the same level for at least 50 ms after pwr\_b goes high. After 50 ms they can be released and used as general purpose I/O as described in Section 6.0.

By default all outputs are disabled to allow user first to program required frequencies for different outputs and then to enable corresponding outputs. During the prototype phase, hardware designer can verity if the device is working properly even before software driver is implemented just by pulling up gpio2 pin which enables hpdiff0 output (generates 622.08 MHz by default).

## 4.14 Ultra Low Jitter Synthesizer Filter Components and Recommended Layout

The APLL for the ultra low jitter synthesizer in the Microsemi device uses external components to help optimize its loop bandwidth. For optimal jitter performance, the following component values are recommended:




Figure 15 - APLL Filter Component Values

Recommended layout for loop filters is shown in Figure 16:




Figure 16 - Recommended layout for loop filters

## 5.0 Configuration and Control

The ZL30155 configuration is composed of 253 x 8 bits. The configuration registers are assigned their values by any of the following three methods:

- 1) Default configuration
- 2) Custom OTP (One Time Programmable) configuration
- 3) SPI/I2C configuration

The SPI/I2C host interface allows field programmability of the device configuration registers. As an example, user might start the device at nominal SONET rate, then switch to an FEC rate once the link FEC rate is negotiated.

## 5.1 Custom OTP Configuration

At power-up the device sets its configuration registers to the user defined custom configuration values stored in it's OTP (One Time Programmable). Custom configurations can be generated using Microsemi's Clockcenter GUI software (ZLS30CLKCTR). For custom configured devices contact your local Microsemi Field Applications Engineer or Sales Manager.

#### 5.2 GPIO Configuration and Programmability

The device GPIO is mapped by the SPI/I2C programmability. The following is an example of control and status signals that can be supported:

- · DPLL lock indicators
- · DPLL holdover indicators
- Reference 0, 1, 2, and 3 fail indicators
- Reference select control or monitor
- Differential output clock enable (per output or as a bank of 2 or 4 outputs)
- Host Interrupt Output: flags changes of device status prompting the processor to read the enabled interrupt service registers (ISR).
- · Output clock stop/start

The following table defines the function of the GPIO pin when configured as a control pin. Configuring the value in bit 6:0 in GPIO configuration registers enables the stated function.

| Value    | Name                     | Description   |
|----------|--------------------------|---|
| Default  |                          |   |
| 0x00     | Default                  | GPIO defined as an input. No function assigned.   |
| Input Re | ferences                 |   |
| 0x10     | Ref0 external LOS signal | Ref0 external Loss Of Signal (LOS) - indicator to DPLLs that Ref0 has failed. Internally in the DPLLs this signal is used for reference monitor indicator, reference switching or holdover entering and for ISR generation. |
| 0x14     | Ref1 external LOS signal | Same description as REF0 external LOS   |
| 0x18     | Ref2 external LOS signal | Same description as REF0 external LOS   |
| 0x1C     | Ref3 external LOS signal | Same description as REF0 external LOS   |
| DPLL     |                          |   |

| Value    | Name  | Description  |
|----------|---|--|
| 0x20     | DPLL0 Time Interval Error (TIE) clear enable                  | This signal is OR-ed with the 'DPLL0 TIE clear enable' bit of the 'DPLL control' register. Functionality of this signal is explained in the 'DPLL control' register.               |
| 0x28     | DPLL1 Time Interval Error (TIE) clear enable                  | Same description as DPLL0 TIE clear enable   |
| Synthes  | izer Post Divider   |  |
| 0x44     | Stop output clock from<br>Synthesizer0 Post Divider C<br>bit1 | This signal is OR-ed with the 'Syntheizer0 Post Divider C stop clock' bit1 in the 'Synthesizer0 and Synthesizer1 Post Dividers stop clock' register.                               |
| 0x45     | Stop output clock from<br>Synthesizer0 Post Divider C<br>bit0 | Same description as Stop output clock Synthesizer0 Post Divider C bit1   |
| 0x46     | Stop output clock from<br>Synthesizer0 Post Divider D<br>bit1 | Same description as Stop output clock Synthesizer0 Post Divider C bit1   |
| 0x47     | Stop output clock from<br>Synthesizer0 Post Divider D<br>bit0 | Same description as Stop output clock Synthesizer0 Post Divider C bit1   |
| 0x4C     | Stop output clock from<br>Synthesizer1 Post Divider C<br>bit1 | Same description as Stop output clock Synthesizer0 Post Divider C bit1   |
| 0x4D     | Stop output clock from<br>Synthesizer1 Post Divider C<br>bit0 | Same description as Stop output clock Synthesizer0 Post Divider C bit1   |
| 0x4E     | Stop output clock from<br>Synthesizer1 Post Divider D<br>bit1 | Same description as Stop output clock Synthesizer0 Post Divider C bit1   |
| 0x4F     | Stop output clock from<br>Synthesizer1 Post Divider D<br>bit0 | Same description as Stop output clock Synthesizer0 Post Divider C bit1   |
| High Per | formance Differential Outputs                                 |  |
| 0x60     | Enable Differential output<br>HPDIFF0                         | This signal is OR-ed with the 'Enable HPDIFF0' bit in the 'High performance differential output enable' register. Functionality of this signal is explained in headphone register. |
| 0x62     | Enable Differential output<br>HPDIFF1                         | Same description as Enable Differential output HPDIFF0   |
| 0x64     | Enable Differential output HPDIFF2                            | Same description as Enable Differential output HPDIFF0   |
| 0x66     | Enable Differential output<br>HPDIFF3                         | Same description as Enable Differential output HPDIFF0   |
| 0x68     | Enable Differential output<br>HPDIFF4                         | Same description as Enable Differential output HPDIFF0   |
| 0x6A     | Enable Differential output HPDIFF5                            | Same description as Enable Differential output HPDIFF0   |

| Value    | Name                                  | Description   |
|----------|---------------------------------------|---|
| 0x6C     | Enable Differential output<br>HPDIFF6 | Same description as Enable Differential output HPDIFF0  |
| 0x6E     | Enable Differential output<br>HPDIFF7 | Same description as Enable Differential output HPDIFF0  |
| High Per | formance CMOS Outputs                 |   |
| 0x70     | Enable HPOUTCLK0                      | This signal is OR-ed with the 'Enable HPOUTCLK0' bit in the 'High performance CMOS output enable' register. |
| 0x72     | Enable HPOUTCLK1                      | Same description as Enable HPOUTCLK0  |
| 0x74     | Enable HPOUTCLK2                      | Same description as Enable HPOUTCLK0  |
| 0x76     | Enable HPOUTCLK3                      | Same description as Enable HPOUTCLK0  |

The following table defines the function of the GPIO pin when configured as a status pin. Configuring the value in bit 6:0 in GPIO configuration registers enables the stated function.

| Value     | Name   | Description   |
|-----------|--|---|
| Interrupt |  |   |
| 0x80      | Interrupt output signal                            | This bit will be high if the interrupt has been asserted.   |
| Input Re  | ferences   |   |
| 0x88      | Ref0 - Signal not present in last second           | This bit will be high if Ref0 signal was not toggling in the last second.   |
| 0x89      | Ref0 Single Cycle<br>Measurement (SCM) failure     | This bit will be set if Ref0 SCM indicator is active (see 'Ref0 SCM and CFM limits' register for SCM limits).   |
| 0x8A      | Ref0 Coarse Frequency<br>Measurement (CFM) failure | This bit will be set if Ref0 CFM indicator is active (see 'Ref0 SCM and CFM limits' register for CFM limits).   |
| 0x8B      | Ref0 Guard Soak Timer (GST) indicator              | Ref0 Guard Soak Timer (GST) indicator   |
| 0x8C      | Ref0 failure indicator                             | This bit will be set if either Ref0 external LOS signal is high, or Ref0 SCM, CFM or GST indicator is high, and appropriate mask bit in the 'Ref0 and Ref1 failure mask' register is set to 1 (not masked). |
| 0x90      | Ref1 - Signal not present in last second           | Same description as for Ref0  |
| 0x91      | Ref1 Single Cycle<br>Measurement (SCM) failure     | Same description as for Ref0  |
| 0x92      | Ref1 Coarse Frequency<br>Measurement (CFM) failure | Same description as for Ref0  |
| 0x93      | Ref1 Guard Soak Timer (GST) indicator              | Same description as for Ref0  |
| 0x94      | Ref1 failure indicator                             | Same description as for Ref0  |

| Value    | Name   | Description  |
|----------|--|--|
| 0x98     | Ref2 - Signal not present in last second           | Same description as for Ref0   |
| 0x99     | Ref2 Single Cycle<br>Measurement (SCM) failure     | Same description as for Ref0   |
| 0x9A     | Ref2 Coarse Frequency<br>Measurement (CFM) failure | Same description as for Ref0   |
| 0x9B     | Ref2 Guard Soak Timer (GST) indicator              | Same description as for Ref0   |
| 0x9C     | Ref2 failure indicator                             | Same description as for Ref0   |
| 0xA0     | Ref3 - Signal not present in last second           | Same description as for Ref0   |
| 0xA1     | Ref3 Single Cycle<br>Measurement (SCM) failure     | Same description as for Ref0   |
| 0xA2     | Ref3 Coarse Frequency<br>Measurement (CFM) failure | Same description as for Ref0   |
| 0xA3     | Ref3 Guard Soak Timer (GST) indicator              | Same description as for Ref0   |
| 0xA4     | Ref3 failure indicator                             | Same description as for Ref0   |
| DPLL Fil | ters   |  |
| 0xA8     | DPLL0 Normal mode indicator                        | This bit will be set when DPLL0 is in normal locking mode (not holdover, not freerun)  |
| 0xA9     | DPLL0 holdover mode indicator                      | This bit will be set when DPLL0 is in holdover mode  |
| 0xAA     | DPLL0 used reference bit1                          | This bit in combination with DPLL0 ref sel bit0 represents DPLL0 selected reference.  Selection: bit1 bit0 0  0 = Ref0 0  1 = Ref1 1  0 = Ref2 1  1 = Ref3 |
| 0xAB     | DPLL0 used reference bit0                          | See bit1 description   |
| 0xB0     | DPLL0 Lock Indication 1                            | This bit will be set when DPLL0 phase error is less than 1us during 1s period.   |
| 0xB1     | DPLL0 Lock Indication 2                            | This bit will be set when DPLL0 phase error is less than 10us during 1 s period.   |
| 0xB2     | DPLL0 Lock Indication 3                            | This bit will be set when DPLL0 phase error is less than 10us during 10s period.   |
| 0xB8     | DPLL1 Normal mode indicator                        | Same description as for DPLL0  |
| 0xB9     | DPLL1 holdover mode indicator                      | Same description as for DPLL0  |

| Value | Name                      | Description                   |
|-------|---------------------------|-------------------------------|
| 0xBA  | DPLL1 used reference bit1 | Same description as for DPLL0 |
| 0xBB  | DPLL1 used reference bit0 | Same description as for DPLL0 |
| 0xC0  | DPLL1 Lock Indication 1   | Same description as for DPLL0 |
| 0xC1  | DPLL1 Lock Indication 2   | Same description as for DPLL0 |
| 0xC2  | DPLL1 Lock Indication 3   | Same description as for DPLL0 |

## 5.3 Configuration Registers

This section refers to configuration registers that are set by the user to define device operation.

## 5.3.1 Input Reference Configuration and Programmability

The following is the set of parameters that are configurable:

- Input reference frequency as multiple of 1 kHz, and M/N ratio of the 1 kHz multiple
- Default input reference selection
- · Reference selection Priority
- · Automatic or manual reference switching
- · Glitch-less or hit-less reference switching
- · Reference switch based on single cycle monitor or coarse frequency monitor or guard soak timer

#### 5.3.2 DPLL Configuration and Programmability

The following is the set of parameters that are configurable:

- Number of active DPLLs
- · DPLL input reference
- · DPLL loop bandwidth

### 5.3.3 Output Multiplexer Configuration and Programmability

The following is the set of parameters that are configurable:

- · Output multiplexer configuration
- Start or Stop clock.

## 5.3.4 Synthesis Macro Configuration and Programmability

The following is the set of parameters that are configurable:

- · Synthesis Macro locked to DPLL0, DPLL1 freerun or disabled
- Synthesis Macro mode M/N ratio or 1 kHz multiple
- Synthesis Macro high speed output clock, defined as a 1 kHz multiple and 1 kHz multiple with M/N ratio

#### 5.3.5 Output Dividers and Skew Management Configuration and Programmability

The following is the set of parameters that are configurable:

- · Post divider enable/disable
- Divider ratio
- Output delay value

## 5.3.6 Output Drivers configuration and Programmability

The following is the set of parameters that are configurable:

· Output driver Enable/Disable

#### 5.4 State Control and Reference Switch Modes

The device has two main control modes of operation: un-managed mode and managed mode.

In un-managed mode of operation, the DPLL state (normal, freerun and holdover) and the selected reference is automatically set by the device internal state machine. It is based on availability of a valid reference and on the reference selection priority.

In managed mode of operation, the DPLL state (normal, freerun and holdover) and the selected reference is manually set by the user.

The device allows for smooth transition from in and out of the two modes of operation. Hence if the DPLL was in managed mode and locked to ref2 reference and it was switched to un-managed mode of operation, then the state machine continues managing the device starting from being locked to the ref2 reference and it will not force reference switching to any other reference unless a change in conditions required such transition.

To facilitate monitoring and managing the device during managed mode of operation, and to facilitate monitoring the device during the un-managed mode, some control and status bits can be muxed into the GPIO pins. The following is a list for such control and monitor bits:

- · DPLL state (2 control bits), Normal, holdover and freerun
- DPLL reference selection (2 control and 2 status bits)
- DPLL reference switching mode (1 control bit) (tie\_clr\_b) hit-less and glitch-less
- Reference monitoring (3 status bits)
- DPLL holdover indication (1 status bit)
- · DPLL lock indication (1 status bit)

Each DPLL has its own independent state control and reference selection state machine.

#### 5.4.1 Un-managed Mode

The un-managed mode combines the functionality of the normal state with automatic holdover and automatic reference switching. In this mode, transitioning from one mode to the other is controlled by the device internal state machine.

The on-chip state machine monitors the device status bits, and based on the status information the state machine makes a decision to force holdover or to perform reference switch.

In the un-managed mode of operation, the device internal state machine manages the device operating states. The reference switching state machine is based on the internal clock monitoring of each of the available input clock sources and the reference priority.

The state machine selects a reference source based on its priority value defined in a control register and the current availability of the reference. If all the references are available, the reference with the highest priority is selected; if this reference fails, the next highest priority reference is selected, and so on.

In un-managed mode, the state machine only reacts to failure indicators and performs reference switching if either one of the following conditions takes place and they are not masked with their corresponding mask bits as follows:

- LOS detected a failure and RefSwMask<0> is at logic "1"
- SCM detected a failure and RefSwMask<1> is at logic "1"
- CFM detected a failure and RefSwMask<2> is at logic "1"
- The Guard Soak Time is triggered and RefSwMask<3> is at logic "1"

The default conditions is RefSwMask<3:0> "1000".

In un-managed mode of operation, the state machine only reacts to failure indicators and goes into auto-holdover under one of the following conditions if they are not masked with their corresponding mask bits:

- LOS detected a failure and HOMask<0> is at logic "1"
- SCM detected a failure and HOMask<1> is at logic "1"
- CFM detected a failure and HOMask<2> is at logic "1"
- The Guard Soak Time is triggered and HOMask<3> is at logic "1"
- · Reference switch condition exist, and no reference is available

The default conditions is HOMask<3:0> is "0111".

In un-managed mode of operation, the state machine automatically recovers from auto-holdover when the conditions to enter auto-holdover are not present.

In un-managed mode, the device automatically selects a valid reference input. If the current reference used for synchronization fails, the state machine switches to the other available reference. If all the available references fail, then the device enters the Holdover mode without switching to another reference. The selection is based on reference priority. Active reference is shown by reference selection status bits.

### **Reference Priority**

Every reference has 3 bits in a control register associated with its priority value (0 to 3) to allow system designers to program the priority of the input references. The priorities are relative to each other, with lower value numbers being the higher priority. value "111" disables the ability to select the reference (i.e., mark reference: don't use for synchronization). If two or more inputs are given the same priority number, the input is selected based on the reference naming convention (i.e., ref0 is higher priority than ref1). The default reference selection priority is based on reference number (i.e., ref0 is highest priority and ref3 is the lowest priority).

When two references have the same priority they will not revert to each other (as reference availability change), but they will revert to a reference with a higher priority when it is available.

### 5.4.2 Managed Mode

The managed mode combines the functionality of the Holdover, Freerun and Normal states with automatic Holdover, and manual reference switching through bits in the control registers. In this mode, transitioning from one state to the other is controlled by an external controller.

The external controller monitors the device status bits. Based on the status information, the external controller makes a decision to force holdover or to perform reference switch. In managed mode of reference selection, the active reference input is selected based on reference selection control bits. If the external controller sets the device to lock to a failed reference, the device stays in auto-holdover and only switches to that reference if it becomes valid.

The state machine only reacts to failure indicators and goes into auto-holdover under one of the following conditions if they are not masked with their corresponding mask bits:

- LOS detected a failure and HOMask<0> is at logic "1"
- SCM detected a failure and HOMask<1> is at logic "1"
- CFM detected a failure and HOMask<2> is at logic "1"
- The Guard Soak Time is triggered and HOMask<3> is at logic "1"

The default conditions HOMask<3:0> is "0111".

The state machine automatically recovers from auto-holdover when the conditions to enter auto-holdover are not present.

Time critical state transitions for entry into auto-holdover and exit from auto-holdover are managed by the internal state machine. Such transition into and out of the auto-holdover state will not allow for change of reference, unless forced by reference selection control bits. A change on the reference select bits triggers an internal state transition into auto-holdover and then exit into Normal state and locking to the new reference.

### 6.0 Host Interface

A host processor controls and receives status from the Microsemi device using either a SPI or an I<sup>2</sup>C interface. The type of interface is selected using the startup state of the GPIO pins.




Figure 17 - Serial Interface Configuration

The selection between I2C and SPI interfaces is performed at start-up using GPIO[3] pin, right after pwr\_b gets deasserted. The GPIO pin need to be held at their appropriate value for 50 ms after the de-assertion of pwr\_b, after which time they can be released and used as any other GPIO.

Both interfaces use seven bit address field and the device has eight bit address space. Hence, memory is divided in two pages. Page 0 with addresses 0x00 to 0x7E and Page 1 with addresses 0x80 to 0xFF. Writing 0x01 to Page Register at address 0x7F, toggles SPI/I2C accesses between Page 0 and Page 1.

| GPIO[3] | Serial Interface |
|---------|------------------|
| 0       | SPI              |
| 1       | I2C              |

Table 5 - Serial Interface Selection

### 6.1 Serial Peripheral Interface

The serial peripheral interface (SPI) allows read/write access to the registers that are used to configure, read status, and allow manual control of the device.

This interface supports two modes of access: Most Significant Bit (MSB) first transmission or Least Significant Bit (LSB) first transmission. The mode is automatically selected based on the state of **sck\_scl** pin when the **cs\_b\_**asel0 pin is active. If the **sck\_scl** pin is low during **cs\_b\_**asel0 activation, then MSB first timing is selected. If the **sck\_scl** pin is high during **cs\_b\_**asel0 activation, then LSB first timing is assumed.

The SPI port expects 7-bit addressing and 8-bit data transmission, and is reset when the chip select pin  $\mathbf{cs}_{\mathbf{b}}$ \_asel0 is high. During SPI access, the  $\mathbf{cs}_{\mathbf{b}}$ \_asel0 pin must be held low until the operation is complete. The first bit transmitted during the address phase of a transfer indicates whether a read (1) or a write (0) is being performed. Burst read/write mode is also supported by leaving the chip select signal  $\mathbf{cs}_{\mathbf{b}}$ \_asel0 is low after a read or a write. The address will be automatically incremented after each data byte is read or written.

The serial peripheral interface supports half-duplex processor mode which means that during a write cycle to the device, output data from the **so\_**asel1 pin must be ignored. Similarly, the input data on the **si\_**sda pin is ignored by the device during a read cycle.

Functional waveforms for the LSB and MSB first mode, and burst mode are shown in Figure 18, Figure 19 and Figure 20. Timing characteristics are shown in Table 7, Figure 31, and Figure 32.

## 6.1.1 Least Significant Bit (LSB) First Transmission Mode




Figure 18 - Serial Peripheral Interface Functional Waveforms - LSB First Mode

## 6.1.2 Most Significant Bit (MSB) First Transmission Mode




Figure 19 - Serial Peripheral Interface Functional Waveforms - MSB First Mode

### 6.1.3 SPI Burst Mode Operation




Figure 20 - Example of a Burst Mode Operation

## 6.1.4 I<sup>2</sup>C Interface

The  $I^2C$  controller supports version 2.1 (January 2000) of the Philips  $I^2C$  bus specification. The port operates in slave mode with 7-bit addressing, and can operate in Standard (100 kbits/s) and Fast (400 kbits/s) mode. Burst mode is supported in both standard and fast modes.

Data is transferred MSB first and occurs in 1 byte blocks. As shown in Figure 21, a **write** command consists of a 7-bit device (slave) address, a 7-bit register address (0x00 - 0x7F), and 8-bits of data.




Figure 21 - I<sup>2</sup>C Data Write Protocol

A **read** is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. This is shown in Figure 22.




Figure 22 - I<sup>2</sup>C Data Read Protocol

The **7-bit device (slave) address** contains a 5-bit fixed address plus variable bits which are set with the **asel0**, and **asel1** pins. This allows multiple ZL30155s to share the same I<sup>2</sup>C bus. The address configuration is shown in Figure 23.




Figure 23 - I<sup>2</sup>C 7-bit Slave Address

The device also supports burst mode which allows multiple data write or read operations with a single specified address. This is shown in Figure 24 (write) and Figure 25 (read). The first data byte is written/read from the specified address, and subsequent data bytes are written/read using an automatically increment address. The maximum auto increment address of a burst operation is 0x7F. Any operations beyond this limit will be ignored. In other words, the auto increment address does not wrap around to 0x00 after reaching 0x7F.




Figure 24 - I<sup>2</sup>C Data Write Burst Mode




Figure 25 - I<sup>2</sup>C Data Read Burst Mode

## 7.0 Register Map

The device is mainly controlled by accessing software registers through the serial interface (SPI or I<sup>2</sup>C). The device can be configured to operate in a highly automated manner which minimizes its interaction with the system's processor, or it can operate in a manual mode where the system processor controls most of the operation of the device.

The simplest way to generate appropriate configuration for the device is to use the evaluation board GUI which can operate standalone (without the board). With GUI user can quickly set all required parameters and save the configuration to a text file.

### Multi-byte Register Values

The device register map is based on 8-bit register access, so register values that require more than 8 bits must be spread out over multiple registers and accessed in 8-bit segments. When accessing multi-byte register values, it is important that the registers are accessed in the proper order—they must follow big endian addressing scheme. The 8-bit register containing the most significant byte (MSB) must be accessed first, and the register containing the least significant byte (LSB) must be accessed last. An example of a multi-byte register is shown in Figure 26. When writing a multi-byte value, the value is latched when the LSB is written.




Figure 26 - Accessing Multi-byte Register Values

To assist in device setup, a configuration GUI is provided. The configuration GUI can directly configure the device evaluation board, but it also functions as a tool to provide details on how to configure different device registers.

#### Procedure for writing registers

The procedure for updating the control registers in the ZL30155 is as follows:

- -write 0x01 to Sticky R Lock Register at address 0x0D
- -write to one or more ZL30155 control register(s)
- -write 0x00 to Sticky\_R\_Lock Register at address 0x0D

When changing the dplln\_mode bits[1:0] in the dplln\_mode\_refsel registers (0x33,0x38) from '11' (automatic mode) to '10' (forced reference lock mode), the following procedure should be followed:

- -write 0x01 to Sticky R Lock Register at address 0x0D
- -write to one or more ZL30155 control register(s)\*
- -wait 10ms
- -write 0x00 to Sticky R Lock Register at address 0x0D
- \* includes changing the dplln mode bits[1:0] (from '11' to '10') in one or more of the DPLLn mode refsel registers.

### Time between two write accesses to the same register

- User should wait at least 10 ms between two write accesses to the same register
- For page\_register at address 0x7F, and Sticky\_r\_lock register at address 0x0D, there is no waiting time required between two write accesses.

## Reading from Sticky Read (StickyR) Registers

Access to some status registers is defined as Sticky Read (StickyR). Procedure for accessing these registers is:

- -write 0x01 to StickyR Lock Register at address 0x0D
- -clear status register(s) by writing 0x00 to it
- -write 0x00 to StickyR Lock Register at address 0x0D
- -wait for 10ms
- -read the status register(s)

The following table provides a summary of the registers available for status updates and configuration of the device. Devices with a custom OTP configuration will power-up with the custom configuration values instead of thedefault values.

| Reg_Addr<br>(Hex) | Register<br>Name      | Default<br>Value<br>(Hex) | Description  | Туре    |
|-------------------|-----------------------|---------------------------|--|---------|
|                   | M                     | iscellaneou               | is Registers   |         |
| 0x00              | id_reg                | See<br>Descript<br>ion    | Chip ID and version identification. User should not write to this register. If this register is written to, the default value will be temporarily overwritten until the next reset. The temporary change of the default value will not affect the performance of the device. | R/W     |
|                   | Interru               | upts and Re               | ference Monitor  |         |
| 0x02              | ref_fail_isr_status   | 0x00                      | Reference failure status register  | StickyR |
| 0x03              | dpll_isr_status       | 0x00                      | DPLL status register for DPLL0, 1  | StickyR |
| 0x04              | ref_fail_isr_mask     | 0x00                      | Reference failure interrupt service register mask  | R/W     |
| 0x05              | dpll_isr_mask         | 0x00                      | DPLL interrupt service register mask   | R/W     |
| 0x06              | ref_mon_fail_3_2      | 0x00                      | Ref3 and Ref2 failure indications  | StickyR |
| 0x07              | ref_mon_fail_1_0      | 0x00                      | Ref1 and Ref0 failure indications  | StickyR |
| 0x08              | ref_mon_fail_mask_3_2 | 0x66                      | Control register to mask each failure indicator for Ref3 and Ref2  | R/W     |
| 0x09              | ref_mon_fail_mask_1_0 | 0x66                      | Control register to mask each failure indicator for Ref1 and Ref0  | R/W     |
| 0x0A              | ref_config            | 0x10                      | Configures input references to be differential or single-ended   | R/W     |
| 0x0B              | gst_disqualif_time    | 0xAA                      | Control register for the guard soak timer disqualification time for the references   | R/W     |
| 0x0C              | gst_qualif_time       | 0x55                      | Control register for the guard soak timer qualification time for the references  | R/W     |
| 0x0D              | sticky_r_lock         | 0x00                      | Used to lock StickyR Status Registers from being updated by internal device logic  | R/W     |
|                   | Input                 | Frequency                 | Configuration  |         |
| 0x10:0x11         | ref0_base_freq        | 0x9C40                    | Ref0 base frequency in Hz<br>(16 bits, unsigned integer)   | R/W     |

Table 6 - Register Map

| Reg_Addr<br>(Hex) | Register<br>Name      | Default<br>Value<br>(Hex) | Description  | Туре |
|-------------------|-----------------------|---------------------------|--|------|
| 0x12: 0x13        | ref0_freq_multiple    | 0x0F30                    | Ref0 frequency as a multiple of the base frequency (16 bits, unsigned integer)             | R/W  |
| 0x14:0x17         | ref0_ratio_M_N        | 0x00010<br>001            | Ref0 Mr and Nr values, used for multiplication ratio Mr/Nr (2 x 16 bits unsigned integers) | R/W  |
| 0x18:0x19         | ref1_base_freq        | 0x9C40                    | Ref1 base frequency in Hz (16 bits, unsigned integer)                                      | R/W  |
| 0x1A: 0x1B        | ref1_freq_multiple    | 0x01E6                    | Ref1 frequency as a multiple of the base frequency (16 bits, unsigned integer)             | R/W  |
| 0x1C:0x1F         | ref1_ratio_M_N        | 0x00010<br>001            | Ref1 Mr and Nr values, used for multiplication ratio Mr/Nr (2 x 16 bits unsigned integers) | R/W  |
| 0x20:0x21         | ref2_base_freq        | 0x9C40                    | Ref2 base frequency in Hz (16 bits, unsigned integer)                                      | R/W  |
| 0x22: 0x23        | ref2_freq_multiple    | 0x01E6                    | Ref3 frequency as a multiple of the base frequency (16 bits, unsigned integer)             | R/W  |
| 0x24:0x27         | ref2_ratio_M_N        | 0x00010<br>001            | Ref2 Mr and Nr values, used for multiplication ratio Mr/Nr (2 x 16 bits unsigned integers) | R/W  |
| 0x28:0x29         | ref3_base_freq        | 0x9C40                    | Ref3 base frequency in Hz<br>(16 bits, unsigned integer)                                   | R/W  |
| 0x2A: 0x2B        | ref3_freq_multiple    | 0x01E6                    | Ref3 frequency as a multiple of the base frequency (16 bits, unsigned integer)             | R/W  |
| 0x2C:0x2F         | ref3_ratio_M_N        | 0x00010<br>001            | Ref3 Mr and Nr values, used for multiplication ratio Mr/Nr (2 x 16 bits unsigned integers) | R/W  |
|                   | DPLL Configuration    | on, State M               | achine Control and Monitor   |      |
| 0x30              | dpll0_ctrl            | 0x0D                      | DPLL0 control register   | R/W  |
| 0x31              | dpll0_ref_priority3_2 | 0x32                      | DPLL0 reference 3 and 2 selection priority   | R/W  |
| 0x32              | dpll0_ref_priority1_0 | 0x10                      | DPLL0 reference 2 and 1 selection priority   | R/W  |
| 0x33              | dpll0_mode_refsel     | 0x03                      | DPLL0 reference selection control or reference selection status                            | R/W  |

Table 6 - Register Map (continued)

| Reg_Addr<br>(Hex) | Register<br>Name      | Default<br>Value<br>(Hex) | Description   | Туре    |
|-------------------|-----------------------|---------------------------|---|---------|
| 0x34              | dpll0_ref_fail_mask   | 0x87                      | Control register to mask each failure indicator (SCM, CFM, PFM and GST) used for automatic reference switching and automatic holdover | R/W     |
| 0x35              | dpll1_ctrl            | 0x0D                      | DPLL1 control register  | R/W     |
| 0x36              | dpll1_ref_priority3_2 | 0x32                      | DPLL1 reference 3 and 2 selection priority  | R/W     |
| 0x37              | dpll1_ref_priority1_0 | 0x10                      | DPLL1 reference 2 and 1 selection priority  | R/W     |
| 0x38              | dpll1_mode_refsel     | 0x03                      | DPLL1 reference selection or reference selection status   | R/W     |
| 0x39              | dpll1_ref_fail_mask   | 0x87                      | Control register to mask each failure indicator (SCM, CFM, PFM and GST) used for automatic reference switching and automatic holdover | R/W     |
| 0x44              | dpll_hold_lock_fail   | 0x00                      | DPLLs lock and holdover status  | StickyR |
| 0x45              | ex_fb_ctrl            | 0x00                      | External feedback control   | R/W     |
| 0x46              | reduced_diff_out_pwr  | 0x00                      | Enables reduced power on high performance differential outputs  | R/W     |
|                   | Input R               | eference Mo               | onitoring Registers   |         |
| 0x47              | phase_mem_limit_ref0  | 0x02                      | Reference 0 phase memory limit  | R/W     |
| 0x48              | phase_mem_limit_ref1  | 0x02                      | Reference 1 phase memory limit  | R/W     |
| 0x49              | phase_mem_limit_ref2  | 0x02                      | Reference 2 phase memory limit  | R/W     |
| 0x4A              | phase_mem_limit_ref3  | 0x02                      | Reference 3 phase memory limit  | R/W     |
| 0x4B              | scm_cfm_limit_ref0    | 0x55                      | Reference 0 single cycle monitor (SCM) and coarse frequency monitor (CFM) limits  | R/W     |
| 0x4C              | scm_cfm_limit_ref1    | 0x55                      | Reference 1 single cycle monitor (SCM) and coarse frequency monitor (CFM) limits  | R/W     |
| 0x4D              | scm_cfm_limit_ref2    | 0x55                      | Reference 2 single cycle monitor (SCM) and coarse frequency monitor (CFM) limits  | R/W     |
| 0x4E              | scm_cfm_limit_ref3    | 0x55                      | Reference 3 single cycle monitor (SCM) and coarse frequency monitor (CFM) limits  | R/W     |
| 0x4F              | dpll_config           | 0xF2                      | Selects which DPLLs are active  | R/W     |

Table 6 - Register Map (continued)

| Reg_Addr<br>(Hex) | Register<br>Name        | Default<br>Value<br>(Hex) | Description  | Type |
|-------------------|-------------------------|---------------------------|--|------|
|                   | Output Syn              | thesizer Co               | onfiguration Registers   |      |
| 0x50:0x51         | synth0_base_freq        | 0x9C40                    | Synthesizer 0 base frequency   | R/W  |
| 0x52:0x53         | synth0_freq_multiple    | 0x0798                    | Synthesizer 0 base frequency multiplication number   | R/W  |
| 0x54:0x57         | synth0_ratio_M_N        | 0x00010<br>001            | Specifies numerator Ms and denominator Ns for synthesizer 0 multiplication ratio Ms/Ns       | R/W  |
| 0x58:0x59         | synth1_base_freq        | 0x61A8                    | Synthesizer 1 base frequency   | R/W  |
| 0x5A:0x5B         | synth1_freq_multiple    | 0x0C35                    | Synthesizer 1 base frequency multiplication number   | R/W  |
| 0x5C:0x5F         | synth1_ratio_M_N        | 0x00010<br>001            | Specifies numerator Ms and denominator<br>Ns for synthesizer 1 multiplication ratio<br>Ms/Ns | R/W  |
| 0x70              | output_synth_drive_pll  | 0xE4                      | Selects which DPLL drives which synthesizer  | R/W  |
| 0x71              | output_synthesizer_en   | 0x03                      | Output synthesizer enable  | R/W  |
| 0x72              | dpll_lock_selection     | 0xAA                      | DPLL lock selection  | R/W  |
| 0x73:0x76         | central_freq_offset     | 0x046A<br>AAAB            | Central frequency offset to compensate for oscillator inaccuracy                             | R/W  |
| 0x77              | synth_1_0_filter_sel    | 0x00                      | Synthesizer 1 and 0 selection between internal and external filter                           | R/W  |
| 0x78              | synth0_fine_phase_shift | 0x00                      | Synthesizer 0 fine phase shift   | R/W  |
| 0x79              | synth1_fine_phase_shift | 0x00                      | Synthesizer 1 fine phase shift   | R/W  |
| 0x7F              | page_register           | 0x00                      | Selects between pages 0 and 1  | R/W  |
| 0x80:0x82         | synth0_post_div_A       | 0x00000<br>2              | Synthesizer 0 post divider A   | R/W  |
| 0x83:0x85         | synth0_post_div_B       | 0x00000<br>2              | Synthesizer 0 post divider B   | R/W  |
| 0x86:0x88         | synth0_post_div_C       | 0x00004<br>0              | Synthesizer 0 post divider C   | R/W  |
| 0x89:0x8B         | synth0_post_div_D       | 0x00004<br>0              | Synthesizer 0 post divider D   | R/W  |
| 0x8C,0x8E         | synth1_post_div_A       | 0x00000<br>2              | Synthesizer 1 post divider A   | R/W  |

Table 6 - Register Map (continued)

| Reg_Addr<br>(Hex) | Register<br>Name         | Default<br>Value<br>(Hex) | Description   | Туре    |
|-------------------|--------------------------|---------------------------|---|---------|
| 0x8F,0x91         | synth1_post_div_B        | 0x00000<br>2              | Synthesizer 1 post divider B  | R/W     |
| 0x92,0x94         | synth1_post_div_C        | 0x00003<br>2              | Synthesizer 1 post divider C  | R/W     |
| 0x95,0x97         | synth1_post_div_D        | 0x00003<br>2              | Synthesizer 1 post divider D  | R/W     |
|                   | Output Referenc          | e Selection               | and Output Driver Control   |         |
| 0xB0              | hp_diff_en               | 0x00                      | High Performance differential output enable   | R/W     |
| 0xB1              | hp_cmos_en               | 0x00                      | Enables High Performance CMOS outputs hpoutclk[3:0]   | R/W     |
| 0xB8              | synth1_0_stop_clk        | 0x00                      | Stops output clocks for post dividers C and D of Synthesis Engine 0 and 1 at either high or low logical level     | R/W     |
| 0xB9              | syn_fail_flag_status     | 0x00                      | Indicates Synthesizers loss of lock   | StickyR |
| 0xBA              | clear_sync_fail_flag     | 0x00                      | Clears Synthesizers fail flag in register 0xB9  | R/W     |
| 0xBF:0xC0         | phase_shift_s0_postdiv_C | 0x0000                    | hpoutclk0 output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock period. | R/W     |
| 0xC1:0xC2         | phase_shift_s0_postdiv_D | 0x0000                    | hpoutclk1 output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock period. | R/W     |
| 0XC3              | xo_or_crystal_sel        | 0x00                      | Disables OSCo driver.   | R/W     |
| 0xC6              | Chip_revision_2          | 0x03                      | Chip revision identification  | R/W     |
| 0xC7:0xC8         | phase_shift_s1_postdiv_C | 0x0000                    | hpoutclk2 output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock period. | R/W     |
| 0xC9:0xCA         | phase_shift_s1_postdiv_D | 0x0000                    | hpoutclk3 output coarse phase shift in granularity of 45 degrees and one high frequency synthesizer clock period. | R/W     |
| 0xE0              | gpio_function_pin0       | 0x00                      | GPIO0 control or status select  | R/W     |
| 0xE1              | gpio_function_pin1       | 0x00                      | GPIO1 control or status select  | R/W     |
| 0xE2              | gpio_function_pin2       | 0x60                      | GPIO2 control or status select  | R/W     |
| 0xE3              | gpio_function_pin3       | 0x00                      | GPIO3control or status select   | R/W     |

Table 6 - Register Map (continued)

| Reg_Addr<br>(Hex) | Register<br>Name    | Default<br>Value<br>(Hex) | Description                     | Туре |
|-------------------|---------------------|---------------------------|---------------------------------|------|
| 0xE4              | gpio_function_pin4  | 0x00                      | GPIO4 control or status select  | R/W  |
| 0xE5              | gpio_function_pin5  | 0x00                      | GPIO5 control or status select  | R/W  |
| 0xE6              | gpio_function_pin6  | 0x00                      | GPIO6 control or status select  | R/W  |
| 0xE7              | gpio_function_pin7  | 0x00                      | GPIO7 control or status select  | R/W  |
| 0xE8              | gpio_function_pin8  | 0x00                      | GPIO8 control or status select  | R/W  |
| 0xE9              | gpio_function_pin9  | 0x00                      | GPIO9 control or status select  | R/W  |
| 0xEA              | gpio_function_pin10 | 0x00                      | GPIO10 control or status select | R/W  |
| 0xEB              | gpio_function_pin11 | 0x00                      | GPIO11 control or status select | R/W  |
| 0xF7              | spurs_suppression   | 0x00                      | Used for spurs suppression      | R/W  |

Table 6 - Register Map (continued)

# 8.0 Detailed Register Map

Register\_Address: **0x00**Register Name: **id\_reg** 

Default Value: See description

Type: R/W

| Bit<br>Field | Function Name    | Description   |
|--------------|------------------|---|
| 4:0          | chip_id          | Chip Identification = 0b00101   |
| 6:5          | chip_revision    | Chip revision number = 0b00  (full chip revision = chip_revision_2 bits in register 0xC6 and chip_revision bits[6:5] in register 0x00)  |
| 7            | ready_indication | After reset this bit goes high when device is ready. This signals that user can start to program/configure the device. It can take up to 50 ms for this bit to go high after the reset. This bit should not be polled until 40ms after reset. |

Register\_Address: 0x02

Register Name: ref\_fail\_isr\_status

Default Value: **0x00**Type: StickyR

| Bit<br>Field | Function Name | Description   |
|--------------|---------------|---|
| 0            | ref0_fail     | This bit is set to 1 when ref0 has a failure. The device will set this bit to high when ref0_fail_mask bit of the ref_fail_isr_mask register at address 0x04 is high and conditions for ref0 failure are satisfied.  When this bit is set to high, it also sets IRQ line to high. |
| 1            | ref1_fail     | Same description as for ref0  |
| 2            | ref2_fail     | Same description as for ref0  |
| 3            | ref3_fail     | Same description as for ref0  |
| 7:4          | reserved      | Leave as default  |

Register\_Address: 0x03

Register Name: dpll\_isr\_status

Default Value: **0x00**Type: StickyR

| Bit<br>Field | Function Name       | Description  |
|--------------|---------------------|--|
| 0            | dpll0_holdover      | The device will set this bit to high when dpll0_holdover_mask bit of the dpll_interrupt_mask register at address 0x05 is high and DPLL0 went into holdover mode.  When this bit is set to high, it also sets IRQ line to high. |
| 1            | dpll0_loss_of_lock  | The device will set this bit to high when 'dpll0_loss_of_lock_mask bit of the dpll_interrupt_mask register at address 0x05 is high and DPLL0 has lost lock.  When this bit is set to high, it also sets IRQ line to high.      |
| 2            | dpll1_holdover      | Same description as above but for dpll1  |
| 3            | dpll1_loss _of_lock | Same description as above but for dpll1  |
| 7:4          | reserved            | Leave as default   |

Register\_Address: 0x04

Register Name: ref\_fail\_isr\_mask

Default Value: 0x00

| Bit<br>Field | Function Name      | Description  |
|--------------|--------------------|--|
| 0            | ref0_fail_isr_mask | Reference 0 failure interrupt generation mask. When set to zero disables interrupt generation and appearance in the Reference Status ISR register. |
| 1            | ref1_fail_isr_mask | Same description as above but for ref1.  |
| 2            | ref2_fail_isr_mask | Same description as above but for ref2.  |
| 3            | ref3_fail_isr_mask | Same description as above but for ref3.  |
| 7:4          | reserved           | Leave as default   |

Register\_Address: **0x05**Register Name: **dpll\_isr\_mask** 

Default Value: 0x00

Type: R/W

| Bit Field | Function Name           | Description  |
|-----------|-------------------------|--|
| 0         | dpll0_holdover_mask     | DPLL0 holdover indication mask. When set to zero disables interrupt generation and appearance in the DPLL Status ISR register.     |
| 1         | dpll0_loss_of_lock_mask | DPLL0 loss of lock indication mask. When set to zero disables interrupt generation and appearance in the DPLL Status ISR register. |
| 2         | dpll1_holdover_mask     | Same description as above but for dpll1.   |
| 3         | dpll1_loss_of_lock_mask | Same description as above but for dpll1.   |
| 7:4       | reserved                | Leave as default   |

Register\_Address: 0x06

Register Name: ref\_mon\_fail\_3\_2

Default Value: **0x00**Type:StickyR

| Bit Field | Function Name | Description  |
|-----------|---------------|--|
| 0         | ref2_fail_los | Reference 2 Loss Of Signal (LOS) indicator. The device will set this bit to high when external Ref 2 LOS signal (typically from PHY device), applied to selected GPIO, goes high. The Ref2 LOS signal indicator can be associated with any of available GPIOs pins through the 'GPIO function' registers.  Note: this bit is not maskable. |
| 1         | ref2_fail_scm | Reference 2 Single Cycle Monitor (SCM) indicator. This bit is set high whenever Single Cycle Failure on Reference 2 occurs.  Note: this bit is not maskable.   |
| 2         | ref2_fail_cfm | Reference 2 coarse frequency monitoring (SCM) indicator. This bit is set high whenever coarse frequency monitoring failure on Reference 2 occurs.  Note: this bit is not maskable.   |
| 3         | ref2_fail_gst | Guard Soak Timer (GST) failure indicator on Reference 2. This bit is set high whenever Reference 2 guard soak timer expires.  Note: this bit is not maskable.  |
| 4         | ref3_fail_los | Same description as above but for ref3.  |
| 5         | ref3_fail_scm | Same description as above but for ref3.  |
| 6         | ref3_fail_cfm | Same description as above but for ref3.  |

Register\_Address: 0x06

Register Name: ref\_mon\_fail\_3\_2

Default Value: **0x00**Type:StickyR

| Bit Field | Function Name | Description                             |
|-----------|---------------|---|
| 7         | ref3_fail_gst | Same description as above but for ref3. |

Register\_Address: 0x07

Register Name: ref\_mon\_fail\_1\_0

Default Value: **0x00**Type: SticlyR

| Bit Field | Function Name | Description  |
|-----------|---------------|--|
| 0         | ref0_fail_los | Reference 0 Loss Of Signal (LOS) indicator. The device will set this bit to high when external Ref 0 LOS signal (typically from PHY device), applied to selected GPIO, goes high. The Ref0 LOS signal indicator can be associated with any of available GPIOs pins through the 'GPIO function' registers.  Note: this bit is not maskable. |
| 1         | ref0_fail_scm | Reference 0 Single Cycle Monitor (SCM) indicator. This bit is set high whenever Single Cycle Failure on Reference 0 occurs.  Note: this bit is not maskable.   |
| 2         | ref0_fail_cfm | Reference 0 coarse frequency monitoring (CFM) indicator. This bit is set high whenever coarse frequency monitoring failure on Reference 0 occurs.  Note: this bit is not maskable.   |
| 3         | ref0_fail_gst | Guard Soak Timer (GST) failure indicator on Reference 0. This bit is set high whenever Reference 0 guard soak timer expires.  Note: this bit is not maskable.  |
| 4         | ref1_fail_los | Same description as above but for ref1.  |
| 5         | ref1_fail_scm | Same description as above but for ref1.  |
| 6         | ref1_fail_cfm | Same description as above but for ref1.  |
| 7         | ref1_fail_gst | Same description as above but for ref1.  |

Register\_Address: 0x08

Register Name: ref\_mon\_fail\_mask\_3\_2

Default Value: 0x66

Type: R/W

| Bit Field | Function Name  | Description   |
|-----------|----------------|---|
| 3:0       | ref2_fail_mask | Masks failure indicators (LOS,SCM, CFM, and GST) for reference 2.   |
|           |                | bit 0: LOS (Loss of Clock)  |
|           |                | bit 1: SCM (Single Cycle Monitor)   |
|           |                | bit 2: CFM (Coarse Frequency Monitor)   |
|           |                | bit 3: GST (Guard Soak Timer)   |
|           |                | 0: failure bit is masked (disabled)   |
|           |                | 1: failure bit is un-masked (enabled)   |
|           |                | Note: When set low these bits will mask corresponding Reference 2 failure indicators in Reference Failure Interrupt Status Register at address 0x02. They will not affect bits in Reference Monitoring Failure Mask Register at address 0x06 because bits in Reference Monitoring Failure Mask Register are not maskable. |
| 7:4       | ref3_fail_mask | Same description as above but for ref3  |

Register\_Address: 0x09

Register Name: ref\_mon\_fail\_mask\_1\_0

Default Value: 0x66

| Bit Field | Function Name  | Description   |
|-----------|----------------|---|
| 3:0       | ref0_fail_mask | Masks failure indicators (LOS,SCM, CFM, and GST) for reference 0.   |
|           |                | bit 0: LOS (Loss of Clock) bit 1: SCM (Single Cycle Monitor) bit 2: CFM (Coarse Frequency Monitor) bit 3: GST (Guard Soak Timer) 0: failure bit is masked (disabled) 1: failure bit is un-masked (enabled)  |
|           |                | Note: When set low these bits will mask corresponding Reference 0 failure indicators in Reference Failure Interrupt Status Register at address 0x02. They will not affect bits in Reference Monitoring Failure Mask Register at address 0x07 because bits in Reference Monitoring Failure Mask Register are not maskable. |
| 7:4       | ref1_fail_mask | Same description as above but for ref1.   |

Register\_Address: **0x0A**Register Name: **ref\_config**Default Value: **0x10** 

Type: R/W

| Bit Field | Function Name           | Description  |
|-----------|-------------------------|--|
| 0         | ref0_pre-divider_enable | When set high, the Reference 0 input clock will be divided by 2 prior to being fed to DPLL. All registers, which require frequency of the Reference 0 will have to be programmed with half of Reference 0 frequency.  When set low, the Reference 0 is fed directly to DPLL. |
| 1         | ref1_pre-divider_enable | Same description as above but for ref1   |
| 2         | ref2_pre-divider_enable | Same description as above but for ref2   |
| 3         | ref3_pre-divider_enable | Same description as above but for ref3   |
| 4         | ref0_diff_input_enable  | When set high, the device expects differential clock at Ref 0 input pins (Ref0_P and Ref0_N). When set low, the device expects single-ended clock at Ref0_P input pin, and Ref0_N input should be connected to ground.   |
| 5         | ref1_diff_input_enable  | Same description as above but for ref1   |
| 6         | ref2_diff_input_enable  | Same description as above but for ref2   |
| 7         | ref3_diff_input_enable  | Same description as above but for ref3   |

Register\_Address: 0x0B

Register Name: gst\_disqualif\_time

Default Value: 0xAA

| Bit Field | Function Name            | Description   |
|-----------|--------------------------|---|
| 1:0       | ref0_gst_disqualif_timer | Selects time to disqualify input reference after detection of either the Ref 0 CFM or Ref 0 SCM indicators. |
|           |                          | 00: minimum delay   |
|           |                          | 01: 10 ms<br>10: 50 ms (default)  |
|           |                          | 11: 2.5 s   |
| 3:2       | ref1_gst_disqualif_timer | Same description as above but for ref1  |
| 5:4       | ref2_gst_disqualif_timer | Same description as above but for ref2  |
| 7:6       | ref3_gst_disqualif_timer | Same description as above but for ref3  |

Register\_Address: 0x0C

Register Name: gst\_qualif\_time

Default Value: 0x55

Type: R/W

| Bit Field | Function Name         | Description   |
|-----------|-----------------------|---|
| 1:0       | ref0_gst_qualif_timer | Selects time to qualify input reference after deassertion of both the Ref 0 CFM and Ref 0 SCM indicators. |
|           |                       | 00: 2 x selected Ref0 GST disqualify time   |
|           |                       | 01: 4 x selected Ref0 GST disqualify time (default)   |
|           |                       | 10: 6 x selected Ref0 GST disqualify time   |
|           |                       | 11: 8 x selected Ref0 GST disqualify time   |
| 3:2       | ref1_gst_qualif_timer | Same description as above but for ref1  |
| 5:4       | ref2_gst_qualif_timer | Same description as above but for ref2  |
| 7:6       | ref3_gst_qualif_timer | Same description as above but for ref3  |
|           |                       |   |

Register\_Address: **0x0D**Register Name: **sticky\_r\_lock** 

Default Value: 0x00

| Bit Field | Function Name | Description   |
|-----------|---------------|---|
| 7:0       | sticky_r_lock | This register is used when accessing StickyR status registers. Writing 0x01 to this register locks the status register from being updated by internal logic. Writing 0x00 to this register enables internal updates of StickyR status registers |
|           |               | Please refer to Reading from Sticky Read (StickyR) registers and Procedure to write registers procedure in section 7.0, "Register Map".   |

Register\_Address: 0x10:0x11
Register Name: ref0\_base\_freq

Default Value: 0x9C40

Type: R/W

| Bit Field | Function Name  | Description  |
|-----------|----------------|--|
| 15:0      | ref0_base_freq | Unsigned binary value of these bits represents Ref0 base frequency Br in Hz. Values for Br that can be programmed:   |
|           |                | 0x03E8 for 1 kHz,<br>0x07D0 for 2 kHz,<br>0x1388 for 5 kHz,<br>0x186A for 6.25 kHz,<br>0x1F40 for 8 kHz,<br>0x2710 for 10 kHz,<br>0x30D4 for 12.5 kHz,<br>0x61A8 for 25 kHz,<br>0x9C40 for 40 kHz.   |
|           |                | Note 1: Other Br rates can be supported, please contact the CMPG application support team if another specific Br rate is required  Note 2: in order to write 16 bit value to this register (and any other register that is bigger than 8 bits), the most significant byte has to be written to the lower address and least significant byte has to be written to the higher address. Hence, memory mapping follows big endian. |

Register\_Address: 0x12:0x13
Register Name: ref0\_freq\_multiple

Default Value: 0x0F30

| Type. K/VV |                    |   |   |  |
|------------|--------------------|---|---|--|
| Bit Field  | Function Name      | Description   |   |  |
| 15:0       | ref0_freq_multiple | Unsigned binary value of multiplication factor Kr. For Base frequency' number number Kr has to equal the Examples of some refere can be programmed for Examples of some factor Examples of some references. | or regular (non-FEC) refe<br>Br multiplied by the 'Bas<br>ne reference frequency in<br>nces frequencies and ap                                  | erence frequencies, the<br>e frequency multiple'<br>n Hz.<br>propriate values that   |
|            |                    | 2.048 MHz 1.544 MHz 19.44 MHz 177.5.MHz 125 MHz 156.25.MHz 155.52 MHz 8 kHz   | Base frequency Br  8 kHz (0x1F40) 8 kHz (0x1F40) 40 kHz (0x9C40) 25 kHz (0x61A8) 40 kHz (0x9C40) 25 kHz (0x61A8) 40 kHz (0x9C40) 1 kHz (0x03E8) | Base frequency<br>multiple Kr<br>256 (0x0100)<br>193 (0x00C1)<br>486 (0x01E6)<br>7100 (0x1BBC)<br>18752 (0x4940)<br>6250 (0x186A)<br>3888 (0x0F30)<br>8 (0x0008) |

Register\_Address: 0x14:0x17
Register Name: ref0\_ratio\_M\_N
Default Value: 0x00010001

| Bit Field | Function Name         | Description  |  |
|-----------|-----------------------|--|--|
| 15:0      | ref0_FEC_denom_Nr     | Unsigned binary value of Mr bits, in combination with unsigned binary value of Nr bits represents Ref0 FEC multiplication ratio. For FEC reference frequencies, the 'Base frequency' number Br multiplied by the 'Base frequency multiple' number Kr, multiplied by Mr and divided by Nr has to equal the reference frequency in Hz; |  |
|           |                       | Ref_freq [Hz] = Br x Kr x Mr / Nr  |  |
|           |                       | For regular (non-FEC) reference frequencies, Mr and Nr should be programmed to 0x0001 (default values)   |  |
| 31:16     | ref0 FEC numer Mr     | Examples of some FEC references frequencies and appropriate values that can be programmed for the Br, Kr, Mr and Nr register to match that   |  |
| 31.10     | Telo_FEO_Hulliel_ivii | FEC reference frequency:   |  |
|           |                       | a) OC-192 mode, standard EFEC for long reach:  |  |
|           |                       | Reference frequency: 155.52 MHz x 255 / 237  |  |
|           |                       | Base frequency Br: 40 kHz (0x9C40)   |  |
|           |                       | Base frequency multiple Kr : 3888 (0x0F30) FEC ratio Numerator Mr: 255 (0x00FF)  |  |
|           |                       | FEC ratio denominator Nr: 237 (0x00FF)   |  |
|           |                       | b) Long reach 10GE mode, double rate conversion:   |  |
|           |                       | Reference frequency: 156.25 MHz x 66/64 x 255/238 Base frequency Br: 25 kHz (0x61A8) Base frequency multiple Kr: 6250 (0x186A) FEC ratio Numerator Mr: 66x255 (0x41BE) FEC ratio denominator Nr: 64x238 (0x3B80))  |  |

Register\_Address: 0x18:0x19
Register Name: ref1\_base\_freq

Default Value: 0x9C40

Type: R/W

| Bit Field | Function Name  | Description   |
|-----------|----------------|---|
| 15:0      | ref1_base_freq | Unsigned binary value of these bits represents Ref1 base frequency Br in Hz. Values for Br that can be programmed:  |
|           |                | 0x03E8 for 1 kHz,<br>0x07D0 for 2 kHz,<br>0x1388 for 5 kHz,<br>0x186A for 6.25 kHz,<br>0x1F40 for 8 kHz,<br>0x2710 for 10 kHz,<br>0x30D4 for 12.5 kHz,<br>0x61A8 for 25 kHz,<br>0x9C40 for 40 kHz.  |
|           |                | <b>Note 1:</b> Other Br rates can be supported, please contact the CMPG application support team if another specific Br rate is required <b>Note 2:</b> in order to write 16 bit value to this register (and any other register that is bigger than 8 bits), the most significant byte has to be written to the lower address and the least significant byte has to be written to the higher address. Hence, memory mapping follows big endian. |

Register\_Address: 0x1A:0x1B
Register Name: ref1\_freq\_multiple

Default Value: 0x01E6

| Bit Field | Function Name      |  | Description   |  |
|-----------|--------------------|--|---|--|
| 15:0      | ref1_freq_multiple | Unsigned binary value of multiplication factor Kr. For 'Base frequency' number number Kr has to equal the Examples of some reference can be programmed for B | or regular (non-FEC) refe<br>Br multiplied by the 'Bas<br>ne reference frequency in<br>nces frequencies and ap                                    | erence frequencies, the<br>e frequency multiple'<br>n Hz.<br>propriate values that   |
|           |                    | 2.048 MHz 1.544 MHz 19.44 MHz 177.5.MHz 125 MHz 156.25.MHz 18 kHz  | 8 kHz (0x1F40)<br>8 kHz (0x1F40)<br>40 kHz (0x9C40)<br>25 kHz (0x61A8)<br>40 kHz (0x9C40)<br>25 kHz (0x61A8)<br>40 kHz (0x9C40)<br>1 kHz (0x03E8) | Base frequency<br>multiple Kr<br>256 (0x0100)<br>193 (0x00C1)<br>486 (0x01E6)<br>7100 (0x1BBC)<br>18752 (0x4940)<br>6250 (0x186A)<br>3888 (0x0F30)<br>8 (0x0008) |

Register\_Address: 0x1C:0x1F Register Name: ref1\_ratio\_M\_N Default Value: 0x00010001

| Bit Field | Function Name     | Description  |
|-----------|-------------------|--|
| 15:0      | ref1_FEC_denom_Nr | Unsigned binary value of Mr bits, in combination with unsigned binary value of Nr bits represents Ref1 FEC multiplication ratio. For FEC reference frequencies, the 'Base frequency' number Br multiplied by the 'Base frequency multiple' number Kr, multiplied by Mr and divided by Nr has to equal the reference frequency in Hz; |
|           |                   | Ref_freq [Hz] = Br x Kr x Mr / Nr  |
|           |                   | For regular (non-FEC) reference frequencies, Mr and Nr should be programmed to 0x0001 (default values)   |
| 31:16     | ref1 FEC numer Mr | Examples of some FEC references frequencies and appropriate values that can be programmed for the Br, Kr, Mr and Nr register to match that   |
| 31.10     |                   | FEC reference frequency:   |
|           |                   | a) OC-192 mode, standard EFEC for long reach:  |
|           |                   | Reference frequency: 155.52 MHz x 255 / 237  |
|           |                   | Base frequency Br: 40 kHz (0x9C40)   |
|           |                   | Base frequency multiple Kr: 3888 (0x0F30)  |
|           |                   | FEC ratio Numerator Mr: 255 (0x00FF) FEC ratio denominator Nr: 237 (0x00ED)  |
|           |                   | , ,  |
|           |                   | b) Long reach 10GE mode, double rate conversion:   |
|           |                   | Reference frequency: 156.25 MHz x 66/64 x 255/238  Base frequency Br: 25 kHz (0x61A8)  Base frequency multiple Kr: 6250 (0x186A)  FEC ratio Numerator Mr: 66x255 (0x41BE)  FEC ratio denominator Nr: 64x238 (0x3B80))  |

Register\_Address: 0x20:0x21
Register Name: ref2\_base\_freq

Default Value: 0x9C40

Type: R/W

| Bit Field | Function Name  | Description   |
|-----------|----------------|---|
| 15:0      | ref2_base_freq | Unsigned binary value of these bits represents Ref2 base frequency Br in Hz. Values for Br that can be programmed:  |
|           |                | 0x03E8 for 1 kHz,<br>0x07D0 for 2 kHz,<br>0x1388 for 5 kHz,<br>0x186A for 6.25 kHz,<br>0x1F40 for 8 kHz,<br>0x2710 for 10 kHz,<br>0x30D4 for 12.5 kHz,<br>0x61A8 for 25 kHz,<br>0x9C40 for 40 kHz.  |
|           |                | Note 1: Other Br rates can be supported, please contact the CMPG application support team if another specific Br rate is required Note 2: in order to write 16 bit value to this register (and any other register that is bigger than 8 bits), the most significant byte has to be written to the lower address and the least significant byte has to be written to the higher address. Hence, memory mapping follows big endian. |

Register\_Address: 0x22:0x23
Register Name: ref2\_freq\_multiple

Default Value: 0x01E6

| Bit Field | Function Name      |   | Description   |  |
|-----------|--------------------|---|---|--|
| 15:0      | ref2_freq_multiple | Unsigned binary value of multiplication factor Kr. For Base frequency' number number Kr has to equal the Examples of some reference can be programmed for B | or regular (non-FEC) refe<br>Br multiplied by the 'Base<br>ne reference frequency in<br>nces frequencies and ap                                 | rence frequencies, the<br>e frequency multiple'<br>n Hz.<br>propriate values that  |
|           |                    | 2.048 MHz 1.544 MHz 19.44 MHz 177.5.MHz 125 MHz 156.25.MHz 18 kHz   | Base frequency Br  8 kHz (0x1F40) 8 kHz (0x1F40) 40 kHz (0x9C40) 25 kHz (0x61A8) 40 kHz (0x9C40) 25 kHz (0x61A8) 40 kHz (0x9C40) 1 kHz (0x03E8) | Base frequency<br>multiple Kr<br>256 (0x0100)<br>193 (0x00C1)<br>486 (0x01E6)<br>7100 (0x1BBC)<br>18752 (0x4940)<br>6250 (0x186A)<br>3888 (0x0F30)<br>8 (0x0008) |

Register\_Address: 0x24:0x27
Register Name: ref2\_ratio\_M\_N
Default Value: 0x00010001

| Bit Field | Function Name       | Description  |
|-----------|---------------------|--|
| 15:0      | ref2_FEC_denom_Nr   | Unsigned binary value of Mr bits, in combination with unsigned binary value of Nr bits represents Ref2 FEC multiplication ratio. For FEC reference frequencies, the 'Base frequency' number Br multiplied by the 'Base frequency multiple' number Kr, multiplied by Mr and divided by Nr has to equal the reference frequency in Hz; |
|           |                     | Ref_freq [Hz] = Br x Kr x Mr / Nr  |
|           |                     | For regular (non-FEC) reference frequencies, Mr and Nr should be programmed to 0x0001 (default values)   |
| 24.40     | refo FEO average Ma | Examples of some FEC references frequencies and appropriate values that can be programmed for the Br, Kr, Mr and Nr register to match that   |
| 31:16     | ref2_FEC_numer_Mr   | FEC reference frequency:   |
|           |                     | a) OC-192 mode, standard EFEC for long reach:  |
|           |                     | Reference frequency: 155.52 MHz x 255 / 237 Base frequency Br: 40 kHz (0x9C40) Base frequency multiple Kr: 3888 (0x0F30) FEC ratio Numerator Mr: 255 (0x00FF) FEC ratio denominator Nr: 237 (0x00ED)   |
|           |                     | b) Long reach 10GE mode, double rate conversion:   |
|           |                     | Reference frequency: 156.25 MHz x 66/64 x 255/238 Base frequency Br: 25 kHz (0x61A8) Base frequency multiple Kr: 6250 (0x186A) FEC ratio Numerator Mr: 66x255 (0x41BE) FEC ratio denominator Nr: 64x238 (0x3B80))  |

Register\_Address: 0x28:0x29
Register Name: ref3\_base\_freq

Default Value: 0x9C40

Type: R/W

| Bit Field | Function Name  | Description   |
|-----------|----------------|---|
| 15:0      | ref3_base_freq | Unsigned binary value of these bits represents Ref3 base frequency Br in Hz. Values for Br that can be programmed:  |
|           |                | 0x03E8 for 1 kHz,<br>0x07D0 for 2 kHz,<br>0x1388 for 5 kHz,<br>0x186A for 6.25 kHz,<br>0x1F40 for 8 kHz,<br>0x2710 for 10 kHz,<br>0x30D4 for 12.5 kHz,<br>0x61A8 for 25 kHz,<br>0x9C40 for 40 kHz.  |
|           |                | Note 1: Other Br rates can be supported, please contact the CMPG application support team if another specific Br rate is required Note 2: in order to write 16 bit value to this register (and any other register that is bigger than 8 bits), the most significant byte has to be written to the lower address and least significant byte has to be written to the higher address. Hence, memory mapping follows big endian. |

Register\_Address: 0x2A:0x2B
Register Name: ref3\_freq\_multiple

Default Value: 0x01E6

| 1 1 1 0 1 1 0 1 1 |                    |   |   |   |
|-------------------|--------------------|---|---|---|
| Bit Field         | Function Name      | Description   |   |   |
| 15:0              | ref3_freq_multiple | Unsigned binary value of multiplication factor Kr. For Base frequency' number number Kr has to equal the Examples of some reference can be programmed for B | or regular (non-FEC) refer<br>Br multiplied by the 'Base<br>ne reference frequency in<br>nces frequencies and app | rence frequencies, the frequency multiple' Hz. bropriate values that  |
|                   |                    | Reference frequency  2.048 MHz 1.544 MHz 19.44 MHz 177.5.MHz 125 MHz 156.25.MHz   | 8 kHz (0x1F40)<br>8 kHz (0x1F40)<br>40 kHz (0x9C40)<br>25 kHz (0x61A8)<br>40 kHz (0x9C40)<br>25 kHz (0x61A8)      | Base frequency<br>multiple Kr<br>256 (0x0100)<br>193 (0x00C1)<br>486 (0x01E6)<br>7100 (0x1BBC)<br>18752 (0x4940)<br>6250 (0x186A) |
|                   |                    | 155.52 MHz<br>8 kHz   | 40 kHz (0x9C40)<br>1 kHz (0x03E8)   | 3888 (0x0F30)<br>8 (0x0008)   |

Register\_Address: 0x2C:0x2F Register Name: ref3\_ratio\_M\_N Default Value: 0x00010001

| Bit Field | Function Name     | Description  |
|-----------|-------------------|--|
| 15:0      | ref3_FEC_denom_Nr | Unsigned binary value of Mr bits, in combination with unsigned binary value of Nr bits represents Ref3 FEC multiplication ratio. For FEC reference frequencies, the 'Base frequency' number Br multiplied by the 'Base frequency multiple' number Kr, multiplied by Mr and divided by Nr has to equal the reference frequency in Hz; |
|           |                   | Ref_freq [Hz] = Br x Kr x Mr / Nr  |
|           |                   | For regular (non-FEC) reference frequencies, Mr and Nr should be programmed to 0x0001 (default values)   |
| 04.40     | 0 FFO Mr          | Examples of some FEC references frequencies and appropriate values that can be programmed for the Br, Kr, Mr and Nr register to match that   |
| 31:16     | ref3_FEC_numer_Mr | FEC reference frequency:   |
|           |                   | a) OC-192 mode, standard EFEC for long reach:  |
|           |                   | Reference frequency: 155.52 MHz x 255 / 237 Base frequency Br: 40 kHz (0x9C40) Base frequency multiple Kr: 3888 (0x0F30) FEC ratio Numerator Mr: 255 (0x00FF) FEC ratio denominator Nr: 237 (0x00ED)   |
|           |                   | b) Long reach 10GE mode, double rate conversion:   |
|           |                   | Reference frequency: 156.25 MHz x 66/64 x 255/238  Base frequency Br: 25 kHz (0x61A8)  Base frequency multiple Kr: 6250 (0x186A)  FEC ratio Numerator Mr: 66x255 (0x41BE)  FEC ratio denominator Nr: 64x238 (0x3B80))  |

Register\_Address: **0x30**Register Name: **dpll0\_ctrl**Default Value: **0x0D** 

| Bit Field | Function Name           | Description  |
|-----------|-------------------------|--|
| 1:0       | dpll0_pull_in_hold_in   | Selects pull-in and hold-in range for DPLL0.   |
|           |                         | 00: +/- 52 ppm<br>01: +/- 130 ppm<br>10: +/- 400 ppm<br>11: Unlimited  |
| 3:2       | dpll0_phase_slope_limit | Selects phase slope limit for DPLL0  |
|           |                         | 00: 61 usec/sec<br>01: 7.5 usec/sec<br>10: 0.885 usec/sec<br>11: Unlimited   |
| 4         | dpll0_tie_clear_enable  | Set high to align phase of the DPLL0 output clock with the phase of input reference. This bit should be held low if hitless reference switching is required. |
| 7:5       | dpll0_loop_bandwidth    | Selects loop bandwidth of DPLL0:   |
|           |                         | 000: 14 Hz<br>001: 28 Hz<br>010: 56 Hz<br>011: 112 Hz<br>100: 224 Hz<br>101: 448 Hz<br>110: 896 Hz<br>111: reserved  |

Register\_Address: 0x31

Register Name: dplI0\_ref\_priority3\_2

Default Value: 0x32

| Bit Field | Function Name       | Description   |
|-----------|---------------------|---|
| 2:0       | dpll0_ref2_priority | Selects Ref2 priority when DPLL0 operates in automatic reference switching mode:  000: ref2 has highest priority 001: ref2 has 2 <sup>nd</sup> highest priority 010: ref2 has 3 <sup>rd</sup> highest priority 101: ref2 has 5 <sup>th</sup> highest priority 100: ref2 has 5 <sup>th</sup> highest priority 101: ref2 has 6 <sup>th</sup> highest priority 111: ref2 has 7 <sup>th</sup> highest priority 111: ref2 is disabled  Note: When references are programmed to have different priority number, DPLL will perform 'REVERTIVE' switching between them. This means that the DPLL will always switch to the highest priority reference (reference with lowest priority number) whenever that reference becomes available (doesn't fail).  When references are programmed to have the same priority number, DPLL will perform 'NON-REVERTIVE' switching between them. This means that the DPLL will not perform switch to another reference with the same priority when that reference becomes available.  Combinations of same and different priority numbers can be used, such that DPLL performs revertive switching between different priority references, but non-revertive switching among references with the same priority. |
| 3         | reserved            | Leave as default  |
| 6:4       | dpll0_ref3_priority | Description same as above but for dpll0_ref3_priority   |
| 7         | reserved            | Leave as default  |

Register\_Address: 0x32

Register Name: dplI0\_ref\_priority1\_0

Default Value: 0x10

| Bit Field | Function Name       | Description   |
|-----------|---------------------|---|
| 2:0       | dpll0_ref0_priority | Selects Ref0 priority when DPLL0 operates in automatic reference switching mode:  000: ref0 has highest priority 001: ref0 has 2 <sup>nd</sup> highest priority 010: ref0 has 3 <sup>rd</sup> highest priority 100: ref0 has 5 <sup>th</sup> highest priority 100: ref0 has 5 <sup>th</sup> highest priority 110: ref0 has 6 <sup>th</sup> highest priority 111: ref0 has 7 <sup>th</sup> highest priority 111: ref0 is disabled  Note: When references are programmed to have different priority number, DPLL will perform 'REVERTIVE' switching between them. This means that the DPLL will always switch to the highest priority reference (reference with lowest priority number) whenever that reference becomes available (doesn't fail). When references are programmed to have the same priority number, DPLL will perform 'NON-REVERTIVE' switching between them. This means that the DPLL will not perform switch to another reference with the same priority when that reference becomes available. Combinations of same and different priority numbers can be used, such that DPLL performs revertive switching between different priority references, but non-revertive switching among references with the same priority. |
| 3         | reserved            | Leave as default  |
| 6:4       | dpll0_ref1_priority | Description same as above but for dpll0_ref1_priority   |
| 7         | reserved            | Leave as default  |

Register\_Address: 0x33

Register Name: dplI0\_mode\_refsel

Default Value: 0x03

| Bit Field | Function Name          | Description   |
|-----------|------------------------|---|
| 1:0       | dpll0_mode             | Selects DPLL0 mode of operation.  |
|           |                        | 00: freerun mode 01: forced holdover mode 10: forced reference lock mode 11: automatic mode   |
|           |                        | In 'automatic mode', reference selection is based on reference availability and reference priority selection. In this mode, DPLL0 will go to holdover only if none of 4 references is available.  In 'forced reference lock mode', the DPLL0 has to lock to programmed reference (selected by the 'Reference selection or selected reference status' bits of this register. If the selected reference is not available, the DPLL0 will go to holdover mode and will not switch to another reference, regardless if some other references might be available.  When the 'forced holdover mode' is programmed, all references are ignored and DPLL0 has to go to holdover (based on last selected reference).  When the 'freerun mode' is selected, the DPLL has to generate all its output clocks based only on the oscillator OSCI input. |
| 4:2       | reserved               | Leave as default  |
| 5         | dpll0_ext_fb_enable    | When this bit is set to 1, DPLL0 will use the external feedback phase to compensate for the delay on all related output clocks (all output clocks coming from all synthesizers that are associated with the DPLL0). When this bit is 0, DPLL0 will ignore external feedback.  Note: There is only one external feedback available, so the external feedback phase will be used if this bit is set, regardless whether DPLL0 is used to create the external feedback phase or one of other DPLLs   |
| 7:6       | dpll0_refsel_refstatus | When the 'DPLL0 mode' bits of this register are set to 11 (automatic mode), these bits are status bits and they represent selected reference status, i.e. 00 = Ref0 is selected as reference for DPLL0 and so on.  When the 'DPLL0 mode' bits of this register are set to 10 (forced reference mode), these bits are control bits and they select which reference is DPLL0 forced to select as follows:  00: ref0 01: ref1 10: ref2 11: ref3  When forced reference fails, the DPLL will go to holdover mode When the 'DPLL0 mode' bits of this register are set to 00 or 01 (freerun or holdover mode), these bits are ignored.  |

Register\_Address: 0x34

Register Name: dpll0\_ref\_fail\_mask

Default Value: 0x87

| Bit Field | Function Name             | Description   |
|-----------|---------------------------|---|
| 3:0       | dpll0_holdover_mask       | When set low these bits prevent DPLL0 from going to holdover mode when corresponding reference failure mechanism occur.   |
|           |                           | xxx0: mask holdover on LOS xx0x: mask holdover on SCM x0xx: mask holdover on CFM 0xxx: mask holdover on GST  Note: GST bit should never be programmed to 1 if neither CFM nor SCM bits are programmed to 1 (e.g. bits 3:1 should never be programmed to '100'). |
| 7:4       | dpll0_refswitch_fail_mask | When set low these bits prevent reference switching to be performed when corresponding reference failure occurs.  xxx0: mask reference switch on LOS xx0x: mask reference switch on SCM x0xx: mask reference switch on CFM 0xxx: mask reference switch on GST   |

Register\_Address: **0x35**Register Name: **dpll1\_ctrl** 

Default Value: 0x0D

| Bit Field | Function Name           | Description  |
|-----------|-------------------------|--|
| 1:0       | dpll1_pull_in_hold_in   | Selects pull-in and hold-in range for DPLL1.   |
|           |                         | 00: +/- 52 ppm<br>01: +/- 130 ppm<br>10: +/- 400 ppm<br>11: Unlimited  |
| 3:2       | dpll1_phase_slope_limit | Selects phase slope limit for DPLL1  00: 61 usec/sec 01: 7.5 usec/sec 10: 0.885 usec/sec 11: unlimited   |
| 4         | dpll1_tie_clear_enable  | Set high to align phase of the DPLL1 output clock with the phase of input reference. This bit should be held low if hitless reference switching is required. |
| 7:5       | dpll1_loop_bandwidth    | Selects loop bandwidth of DPLL1:  000: 14 Hz 001: 28 Hz 010: 56 Hz 011: 112 Hz 100: 224 Hz 101: 448 Hz 110: 896 Hz 111: reserved                             |

Register\_Address: 0x36

Register Name: dpll1\_ref\_priority3\_2

Default Value: 0x32

| Bit Field | Function Name       | Description   |
|-----------|---------------------|---|
| 2:0       | dpll1_ref2_priority | Selects Ref2 priority when DPLL1 operates in automatic reference switching mode:  000: ref2 has highest priority 001: ref2 has 2 <sup>nd</sup> highest priority 010: ref2 has 3 <sup>rd</sup> highest priority 011: ref2 has 4 <sup>th</sup> highest priority 100: ref2 has 5 <sup>th</sup> highest priority 101: ref2 has 6 <sup>th</sup> highest priority 110: ref2 has 6 <sup>th</sup> highest priority 111: ref2 is disabled  Note: When references are programmed to have different priority number, DPLL will perform 'REVERTIVE' switching between them. This means that the DPLL will always switch to the highest priority reference (reference with lowest priority number) whenever that reference becomes available (doesn't fail).  When references are programmed to have the same priority number, DPLL will perform 'NON-REVERTIVE' switching between them. This means that the DPLL will not perform switch to another reference with the same priority when that reference becomes available.  Combinations of same and different priority numbers can be used, such that DPLL performs revertive switching between different priority references, but non-revertive switching among references with the same priority. |
| 3         | reserved            | Leave as default  |
| 6:4       | dpll1_ref3_priority | Description same as above but for dpll1_ref3_priority   |
| 7         | reserved            | Leave as default  |

Register\_Address: 0x37

Register Name: dpll1\_ref\_priority1\_0

Default Value: 0x10

| Bit Field | Function Name       | Description   |
|-----------|---------------------|---|
| 2:0       | dpll1_ref0_priority | Selects Ref0 priority when DPLL1 operates in automatic reference switching mode:  000: ref0 has highest priority 001: ref0 has 2 <sup>nd</sup> highest priority 010: ref0 has 3 <sup>rd</sup> highest priority 101: ref0 has 5 <sup>th</sup> highest priority 100: ref0 has 5 <sup>th</sup> highest priority 101: ref0 has 6 <sup>th</sup> highest priority 111: ref0 has 7 <sup>th</sup> highest priority 111: ref0 is disabled  Note: When references are programmed to have different priority number, DPLL will perform 'REVERTIVE' switching between them. This means that the DPLL will always switch to the highest priority reference (reference with lowest priority number) whenever that reference becomes available (doesn't fail).  When references are programmed to have the same priority number, DPLL will perform 'NON-REVERTIVE' switching between them. This means that the DPLL will not perform switch to another reference with the same priority when that reference becomes available.  Combinations of same and different priority numbers can be used, such that DPLL performs revertive switching between different priority references, but non-revertive switching among references with the same priority. |
| 3         | reserved            | Leave as default  |
| 6:4       | dpll1_ref1_priority | Description same as above but for dpll1_ref1_priority   |
| 7         | reserved            | Leave as default  |

Register\_Address: 0x38

Register Name: dpll1\_mode\_refsel

Default Value: 0x03

| Bit Field | Function Name          | Description   |
|-----------|------------------------|---|
| 1:0       | dpll1_mode             | Selects DPLL1 mode of operation.  00: freerun mode 01: forced holdover mode 10: forced reference lock mode 11: automatic mode', reference selection is based on reference availability and reference priority selection. In this mode, DPLL1 will go to holdover only if none of 4 references is available.  In 'forced reference lock mode', the DPLL1 has to lock to programmed reference (selected by the 'Reference selection or selected reference status' bits of this register. If the selected reference is not available, the DPLL1 will go to holdover mode and will not switch to another reference, regardless if some other references might be available.  When the 'forced holdover mode' is programmed, all references are ignored and DPLL1 has to go to holdover (based on last selected reference).  When the 'freerun mode' is selected, the DPLL has to generate all its |
| 4:2       | reserved               | output clocks based only on the oscillator OSCI input.  Leave as default  |
| 5         | dpll1_ext_fb_enable    | When this bit is set to 1, DPLL1 will use the external feedback phase to compensate for the delay on all related output clocks (all output clocks coming from all synthesizers that are associated with the DPLL1). When this bit is 0, DPLL1 will ignore external feedback.  Note: There is only one external feedback available, so the external feedback phase will be used if this bit is set, regardless whether DPLL1 is used to create the external feedback phase or one of other DPLLs   |
| 7:6       | dpll1_refsel_refstatus | When the 'DPLL1 mode' bits of this register are set to 11 (automatic mode), these bits are status bits and they represent selected reference status, i.e. 00 = Ref0 is selected as reference for DPLL1 and so on.  When the 'DPLL1 mode' bits of this register are set to 10 (forced reference mode), these bits are control bits and they select which reference is DPLL1 forced to select as follows:  00: ref0 01: ref1 10: ref2 11: ref3  When forced reference fails, the DPLL will go to holdover mode.  When the 'DPLL1 mode' bits of this register are set to 00 or 01 (freerun or holdover mode), these bits are ignored.  |

Register\_Address: 0x39

Register Name: dpll1\_ref\_fail\_mask

Default Value: 0x87

| Bit Field | Function Name             | Description  |
|-----------|---------------------------|--|
| 3:0       | dpll1_holdover_mask       | When set low these bits prevent DPLL1 from going to holdover mode when corresponding reference failure mechanism occur.  |
|           |                           | xxx0: mask holdover on LOS xx0x: mask holdover on SCM x0xx: mask holdover on CFM 0xxx: mask holdover on GST  Note: GST bit should never be programmed to 1 if neither CFM nor SCM bits are programmed to 1 (e.g., bits 3:1 should never be programmed to '100'). |
| 7:4       | dpll1_refswitch_fail_mask | When set low these bits prevent reference switching to be performed when corresponding reference failure occurs.  xxx0: mask reference switch on LOS xx0x: mask reference switch on SCM x0xx: mask reference switch on CFM 0xxx: mask reference switch on GST    |

Register\_Address: 0x44

Register Name: dpll\_hold\_lock\_fail

Default Value: **0x00**Type:**Sticky R** 

| Bit<br>Field | Function Name         | Description  |
|--------------|-----------------------|--|
| 0            | dpll0_holdover_status | The device will set this bit high when DPLL0 is in holdover mode.  Note: This bit is not maskable.             |
| 1            | dpll0_lock_status     | The device will set this bit high when DPLL0 is locked to an input reference.  Note: This bit is not maskable. |
| 2            | dpll1_holdover_status | Same description as above but for dpll1_holdover_status  |
| 3            | dpll1_lock_status     | Same description as above but for dpll1_lock_status  |
| 7:4          | reserved              | Leave as default   |

Register\_Address: 0x45
Register Name: ext\_fb\_ctrl

Default Value: 0x00

| Bit<br>Field | Function Name      | Description   |
|--------------|--------------------|---|
| 1:0          | ext_fb_dpll_select | <ul> <li>00: external feedback phase represents difference in phase between DPLL0 selected active reference and selected feedback source</li> <li>01: external feedback phase represents difference in phase between DPLL1 selected active reference and selected feedback source</li> <li>Note 1: If external feedback is enabled for particular PLL ('external feedback enable' bit of the 'dpllx_mode_refsel' register is set), resulting DPLL output phase will be compensated for the external feedback phase, regardless which DPLL is used for the external feedback phase calculation.</li> <li>Note 2: In order to have proper behavior with external feedback, it is required that main reference and the external feedback source are frequency locked (they do not have to have the same frequency).</li> </ul> |
| 3:2          | ext_fb_ref_select  | 00: ref0 is selected as external feedback source 01: ref1 is selected as external feedback source 10: ref2 is selected as external feedback source 11: ref3 is selected as external feedback source   |
| 6:4          | reserved           | Leave as default  |
| 7            | ext_fb_enable      | When set high, this bit enables external feedback   |

Register\_Address: 0x46

Register Name: reduced\_diff\_out\_pw

Default Value: 0x00

Type: R/W

| Bit<br>Field | Function Name      | Description   |
|--------------|--------------------|---|
| 0            | hpout0_reduced_pwr | When this bit is set to high, it will enable reduced power mode for HPDIFF0_P and HPDIFF0_N outputs. When low, the outputs are in full power mode |
| 1            | hpout1_reduced_pwr | Same description as above but for HPDIFF1 output.   |
| 2            | hpout2_reduced_pwr | Same description as above but for HPDIFF2 output.   |
| 3            | hpout3_reduced_pwr | Same description as above but for HPDIFF3 output.   |
| 4            | hpout4_reduced_pwr | Same description as above but for HPDIFF4 output.   |
| 5            | hpout5_reduced_pwr | Same description as above but for HPDIFF5 output.   |
| 6            | hpout6_reduced_pwr | Same description as above but for HPDIFF6 output.   |
| 7            | hpout7_reduced_pwr | Same description as above but for HPDIFF7 output.   |

Register\_Address: 0x47

Register Name: phasememlimit\_ref0

Default Value: 0x02

Type: R/W

| Bit<br>Field | Function Name       | Description  |
|--------------|---------------------|--|
| 7:0          | ref0_phasemem_limit | Unsigned binary value of these bits represents Ref0 phase memory limit expressed in 10 us units. This register should be programmed to have value that is at least one reference period. |

Register\_Address: 0x48

Register Name: phasememlimit\_ref1

Default Value: 0x02

| Bit<br>Field | Function Name       | Description  |
|--------------|---------------------|--|
| 7:0          | ref1_phasemem_limit | Unsigned binary value of these bits represents Ref1 phase memory limit expressed in 10 us units. This register should be programmed to have value that is at least one reference period. |

Register\_Address: 0x49

Register Name: phasememlimit\_ref2

Default Value: 0x02

Type: R/W

| Bit<br>Field | Function Name       | Description  |
|--------------|---------------------|--|
| 7:0          | ref2_phasemem_limit | Unsigned binary value of these bits represents Ref2 phase memory limit expressed in 10 us units. This register should be programmed to have value that is at least one reference period. |

Register\_Address: 0x4A

Register Name: phasememlimit\_ref3

Default Value: 0x02

Type: R/W

| Bit<br>Field | Function Name       | Description  |
|--------------|---------------------|--|
| 7:0          | ref3_phasemem_limit | Unsigned binary value of these bits represents Ref3 phase memory limit expressed in 10 us units. This register should be programmed to have value that is at least one reference period. |

Register\_Address: 0x4B

Register Name: scm\_cfm\_limit\_ref0

Default Value: 0x55

| <b>,</b>     |                |  |
|--------------|----------------|--|
| Bit<br>Field | Function Name  | Description  |
| 2:0          | ref0_cfm_limit | These bits represent Ref0 Coarse Frequency Monitor (CFM) limit selection. When Ref0 fails criteria specified by these bits, the CFM failure indicator will go high (can be read in the 'Ref0 and Ref1 failure indicators' register).  Selection: $000 = +/- 0.1\% \text{ (in Ref0 frequency units)}$ $001 = +/- 0.5\%$ $010 = +/- 1\%$ $011 = +/- 2\%$ $100 = +/- 5\%$ $101 = +/- 5\%$ $101 = +/- 5\%$ |

Register\_Address: 0x4B

Register Name: scm\_cfm\_limit\_ref0

Default Value: 0x55

| Bit<br>Field | Function Name  | Description  |
|--------------|----------------|--|
| 3            | reserved       | Leave as default.  |
| 6:4          | ref0_scm_limit | These bits represent Ref0 Single Cycle Monitor (SCM) limit selection. When Ref0 fails criteria specified by these bits, the SCM failure indicator will go high.  Selection:  000 = +/- 0.1% (in Ref0 frequency units)  001 = +/- 0.5%  010 = +/- 1%  011 = +/- 2%  100 = +/- 5%  101 = +/- 10%  110 = +/- 20%  111 = +/- 50%  Note that Ref0 clock is sampled by 800 MHz clock, so the measurement granularity is 1.25 ns. This imposes limitation to SCM limits that can be programmed depending on Ref0 clock frequencies: +/- 0.1%: can be programmed for frequencies below 800 kHz +/- 0.5%: below 4 MHz +/- 1%: below 8 MHz +/- 2%: below 16 MHz +/- 5%: below 40 MHz +/- 10%: below 80 MHz +/- 20%: below 160 MHz +/- 20%: below 160 MHz +/- 50%: below 400 MHz  Note: SCM indicator should not be used (should be masked) for input references frequencies above 400 MHz. |
| 7            | reserved       | Leave as default.  |

Register\_Address: 0x4C

Register Name: scm\_cfm\_limit\_ref1

Default Value: 0x55

| Bit<br>Field | Function Name  | Description  |  |
|--------------|----------------|--|--|
| 2:0          | ref1_cfm_limit | These bits represent Ref1 Coarse Frequency Monitor (CFM) limit selection. When Ref1 fails criteria specified by these bits, the CFM failure indicator will go high.  Selection: $000 = +/- 0.1\% \text{ (in Ref1 frequency units)}$ $001 = +/- 0.5\%$ $010 = +/- 1\%$ $011 = +/- 2\%$ $100 = +/- 5\%$ $101 = +/- 5\%$ $111 = +/- 50\%$   |  |
| 3            | reserved       | Leave as default   |  |
| 6:4          | ref1_scm_limit | These bits represent Ref1 Single Cycle Monitor (SCM) limit selection. When Ref1 fails criteria specified by these bits, the SCM failure indicator will go high.  Selection: 000 = +/- 0.1% (in Ref1 frequency units) 001 = +/- 0.5% 010 = +/- 1% 011 = +/- 2% 100 = +/- 5% 101 = +/- 50%  Note that Ref1 clock is sampled by 800 MHz clock, so the measurement granularity is 1.25 ns. This imposes limitation to SCM limits that can be programmed depending on Ref1 clock frequencies: +/- 0.1% : can be programmed for frequencies below 800 kHz +/- 0.5% : below 4 MHz +/- 1% : below 8 MHz +/- 2% : below 16 MHz +/- 10% : below 80 MHz +/- 10% : below 80 MHz +/- 20% : below 160 MHz +/- 20% : below 400 MHz  Note: SCM indicator should not be used (should be masked) for input references frequencies above 400 MHz. |  |

Register\_Address: 0x4C

Register Name: scm\_cfm\_limit\_ref1

Default Value: 0x55

Type: R/W

| Bit<br>Field | Function Name | Description       |
|--------------|---------------|-------------------|
| 7            | reserved      | Leave as default. |

Register\_Address: 0x4D

Register Name: scm\_cfm\_limit\_ref2

Default Value: 0x55

| . , , , , , , , , , , , , , , , , , , , |                |  |  |
|---|----------------|--|--|
| Bit<br>Field                            | Function Name  | Description  |  |
| 2:0                                     | ref2_cfm_limit | These bits represent Ref2 Coarse Frequency Monitor (CFM) limit selection. When Ref2 fails criteria specified by these bits, the CFM failure indicator will go high.  Selection: $000 = +/- 0.1\% \text{ (in Ref2 frequency units)}$ $001 = +/- 0.5\%$ $010 = +/- 1\%$ $011 = +/- 2\%$ $100 = +/- 5\%$ $101 = +/- 5\%$ $111 = +/- 50\%$ |  |
| 3                                       | reserved       | default  |  |

Register\_Address: 0x4D

Register Name: scm\_cfm\_limit\_ref2

Default Value: 0x55

| Bit<br>Field | Function Name  | Description   |  |
|--------------|----------------|---|--|
| 6:4          | ref2_scm_limit | These bits represent Ref2 Single Cycle Monitor (SCM) limit selection. When Ref2 fails criteria specified by these bits, the SCM failure indicator will go high.  Selection: $000 = +/- 0.1\% \text{ (in Ref2 frequency units)}$ $001 = +/- 0.5\%$ $010 = +/- 1\%$ $011 = +/- 2\%$ $100 = +/- 5\%$ $101 = +/- 10\%$ $110 = +/- 20\%$ $111 = +/- 50\%$  |  |
|              |                | Note that Ref2 clock is sampled by 800 MHz clock, so the measurement granularity is 1.25 ns. This imposes limitation to SCM limits that can be programmed depending on Ref2 clock frequencies: +/- 0.1%: can be programmed for frequencies below 800 kHz +/- 0.5%: below 4 MHz +/- 1%: below 8 MHz +/- 2%: below 16 MHz +/- 5%: below 40 MHz +/- 5%: below 40 MHz +/- 10%: below 80 MHz +/- 50%: below 160 MHz +/- 50%: below 400 MHz |  |
| 7            | reserved       | Leave as default  |  |

Register\_Address: 0x4E

Register Name: scm\_cfm\_limit\_ref3

Default Value: 0x55

| Type. K/V    |                |  |  |
|--------------|----------------|--|--|
| Bit<br>Field | Function Name  | Description  |  |
| 2:0          | ref3_cfm_limit | These bits represent Ref3 Coarse Frequency Monitor (CFM) limit selection. When Ref3 fails criteria specified by these bits, the CFM failure indicator will go high.  Selection: $000 = +/- 0.1\%$ (in Ref3 frequency units) $001 = +/- 0.5\%$ $010 = +/- 1\%$ $011 = +/- 2\%$ $100 = +/- 5\%$ $101 = +/- 10\%$ $111 = +/- 20\%$  |  |
| 3            | reserved       | default  |  |
| 6:4          | ref3_scm_limit | These bits represent Ref3 Single Cycle Monitor (SCM) limit selection. When Ref3 fails criteria specified by these bits, the SCM failure indicator will go high.  Selection:  000 = +/- 0.1% (in Ref3 frequency units)  001 = +/- 0.5%  010 = +/- 1%  011 = +/- 2%  100 = +/- 5%  101 = +/- 50%  Note that Ref3 clock is sampled by 800 MHz clock, so the measurement granularity is 1.25 ns. This imposes limitation to SCM limits that can be programmed depending on Ref1 clock frequencies: +/- 0.1% : can be programmed for frequencies below 800 kHz +/- 0.5% : below 4 MHz +/- 1% : below 8 MHz +/- 2% : below 16 MHz +/- 5% : below 40 MHz +/- 10% : below 80 MHz +/- 10% : below 80 MHz +/- 20% : below 400 MHz  Note: SCM indicator should not be used (should be masked) for input references frequencies above 400 MHz. |  |

Register\_Address: 0x4E

Register Name: scm\_cfm\_limit\_ref3

Default Value: 0x55

Type: R/W

| Bit<br>Field | Function Name | Description       |  |
|--------------|---------------|-------------------|--|
| 7            | default       | Leave as default. |  |

Register\_Address: **0x4F**Register Name: **dpll\_config** 

Default Value: 0xF2

| Bit<br>Field | Function Name           | Description   |  |
|--------------|-------------------------|---|--|
| 1:0          | dpll_config             | Select which DPLLs are active  00: none 01: DPLL0 active 10: DPLL0 and DPLL1 11: reserved   |  |
| 3:2          | reserved                | Leave as default  |  |
| 5:4          | phase_acquisiton_enable | When set high enables corresponding phase acquisition module. When set low powers down corresponding module.  x1: enables phase acquisition module 0 1x: enables phase acquisition module 1 |  |
| 7:6          | reserved                | Leave as default  |  |

Register\_Address: 0x50:0x51
Register Name: synth0\_base\_freq

Default Value: 0x9C40

| Bit<br>Field | Function Name       | Description   |
|--------------|---------------------|---|
| 15:0         | synth0_base_freq_Bs | Unsigned binary value of these bits represents Synthesizer0 base frequency Bs in Hz. Values for Bs that can be programmed:  0x1388 for 5 kHz, 0x186A for 6.25 kHz, 0x1F40 for 8 kHz, 0x2710 for 10 kHz, 0x30D4 for 12.5 kHz, 0x61A8 for 25 kHz, 0x9C40 for 40 kHz.  Note: Other Bs rates can be supported, please contact the CMPG application support team if another specific Bs rate is required |

Register\_Address: 0x52:0x53

Register Name: synth0\_freq\_multiple

Default Value: 0x0798

| Bit Field | Function Name            |  | Description  |   |
|-----------|--------------------------|--|--|---|
| 15:0      | synth0_base_freq_mult_Ks | frequency multiplication number. For regular (non-FEC) synt frequency, the 'Base frequency' number Bs multiplied by the frequency multiple' number Ks, and multiplied by 16 has to e synthesizer frequency in Hz.  Note 1: synthesizer frequency has to be between 1 GHz and so: Bs x Ks x 16 x Ms / Ns has to be between 1 000 000 000 and 000 000.  Examples of some synthesizer frequencies and appropriate that can be programmed for Bs and Ks to get desired synthe frequency: |  | FEC) synthesizer ed by the 'Base 6 has to equal the GHz and 1.5 GHz, 00 000 and 1 500 propriate values ed synthesizer |
|           |                          | multiple Ks<br>1.048576 GHz<br>1.24416 GHz<br>1.25 GHz   | 8 kHz (0x1F40)<br>40 kHz (0x9C40)<br>25 kHz (0x61A8)<br>d 1 can be set to generate   | nd 1.5 GHz. For   |
|           |                          | should not be set to gene should try to set one Synt   | rate the same frequency. thesizer to lower range (1. to the higher range (1.25 Gues for output dividers to go this method can be used for the frequencies in 500 MI ar local Field Applications at frequencies sourced fro | In this case user 0 GHz to GHz to 1.5 GHz) get the same for all output Hz to 550 MHz Engineer for m both high         |

Register\_Address: 0x54:0x57
Register Name: synth0\_ratio\_M\_N

Default Value: 0x00010001

| Bit Field | Function Name         | De   | scription  |
|-----------|-----------------------|--|--|
| 15:0      | synth0_ratio_denom_Ns | Unsigned binary value of Ms bits, in combination with unsigned binary value of Ns bits represents Synthesizer0 FEC multiplication ratio. Synthesizer FEC frequencies are calculated using the following formula: |  |
|           |                       | Synth_freq [Hz] = Bs x Ks x 1  | 6 x Ms / Ns  |
| 31:16     | synth0_ratio_numer_Ms | For regular (non-FEC) synthesizer frequencies, Ms and Ns should be programmed to 0x0001 (default values)   |  |
|           |                       | Examples of some synthesize values that can be programmer registers to get those FEC free  |  |
|           |                       | a) OC-192 mode, standard EFEC for long reach:  |  |
|           |                       | Desired frequency: Synth frequency: Base frequency Bs: Base freq. multiplier Ks: FEC ratio numerator Ms: FEC ratio denominator Ns: Post div PA:  | 155.52 MHz x 255 / 237<br>1.24416 GHz x 255/237<br>40 kHz (0x9C40)<br>1944 (0x0798)<br>255 (0x00FF)<br>237 (0x00ED)<br>8                 |
|           |                       | b) Long reach 10GE mode,   | double rate conversion:  |
|           |                       | Desired frequency: Synth frequency: Base frequency Bs: Base freq. multiplier Ks: FEC ratio numerator Ms: FEC ratio denominator Ns: Post div PA:  | 156.25MHz x 66/64 x 255/238<br>1.25GHz x 66/64 x 255/238<br>25 kHz (0x061A8)<br>3125 (0x0C35)<br>66x255 (0x41BE)<br>64x238 (0x3B80)<br>8 |

Register\_Address: 0x58:0x59
Register Name: synth1\_base\_freq

Default Value: 0x61A8

| 71           |                     |  |  |
|--------------|---------------------|--|--|
| Bit<br>Field | Function Name       | Description  |  |
| 15:0         | synth1_base_freq_Bs | Unsigned binary value of these bits represents Synthesizer1 base frequency Bs in Hz. Values for Bs that can be programmed:  0x1388 for 5 kHz, 0x186A for 6.25 kHz, 0x1F40 for 8 kHz, 0x2710 for 10 kHz, 0x30D4 for 12.5 kHz, 0x61A8 for 25 kHz, 0x9C40 for 40 kHz.  Note: Other Bs rates can be supported, please contact the CMPG application support team if another specific Bs rate is required. |  |

Register\_Address: 0x5A:0x5B

Register Name: synth1\_freq\_multiple

Default Value: 0x0C35

| Bit Field | Function Name            |   | Description   |   |
|-----------|--------------------------|---|---|---|
| 15:0      | synth1_base_freq_mult_Ks | frequency multiplication r frequency, the 'Base freq frequency multiple' numb synthesizer frequency in <b>Note 1:</b> synthesizer frequency in Bs x Ks x 16 x Ms / Ns had 000 000.  Examples of some synthesizer frequency in the freque | these bits represents Syrnumber. For regular (non-<br>luency' number Bs multiplier Ks, and multiplied by 1<br>Hz. liency has to be between 1<br>as to be between 1 000 00<br>esizer frequencies and ap<br>for Bs and Ks to get desir<br>Base frequency Bs<br>8 kHz (0x1F40)<br>40 kHz (0x9C40)<br>25 kHz (0x61A8) | FEC) synthesizer ied by the 'Base 6 has to equal the GHz and 1.5 GHz, 00 000 and 1 500 propriate values   |
|           |                          | frequencies if that freque frequencies between 1.0 should not be set to gene should try to set one Syn 1.25 GHz) and the other and then use different va frequency at the output. frequencies except for our range. Please contact yo recommendations if output   | ad 1 can be set to generate ncy is between 1.1 GHz as GHz and 1.1 GHz Synthe erate the same frequency. thesizer to lower range (1.25 lues for output dividers to This method can be used atput frequencies in 500 M ur local Field Applications ut frequencies sourced from need to be the same and               | e identical and 1.5 GHz. For esizers 0 and 1. In this case user .0 GHz to GHz to 1.5 GHz) get the same for all output IHz to 550 MHz Engineer for both high |

Register\_Address: 0x5C:0x5F
Register Name: synth1\_ratio\_M\_N

Default Value: 0x00010001

| Bit Field | Function Name         | Description   |
|-----------|-----------------------|---|
| 15:0      | synth1_ratio_denom_Ns | Unsigned binary value of Ms bits, in combination with unsigned binary value of Ns bits represents Synthesizer1 FEC multiplication ratio. Synthesizer FEC frequencies are calculated using the following formula:  |
|           |                       | Synth_freq [Hz] = Bs x Ks x 16 x Ms / Ns  |
| 31:16     | synth1_ratio_numer_Ms | For regular (non-FEC) synthesizer frequencies, Ms and Ns should be programmed to 0x0001 (default values)  |
|           |                       | Examples of some synthesizer FEC frequencies and appropriate values that can be programmed for the Bs, Ks, Ms and Ns registers to get those FEC frequencies:  |
|           |                       | a) OC-192 mode, standard EFEC for long reach:   |
|           |                       | Desired frequency: 155.52 MHz x 255 / 237 Synth frequency: 1.24416 GHz x 255/237 Base frequency Bs: 40 kHz (0x9C40) Base freq. multiplier Ks: 1944 (0x0798) FEC ratio numerator Ms: 255 (0x00FF) FEC ratio denominator Ns: 237 (0x00ED) Post div PA: 8                  |
|           |                       | b) Long reach 10GE mode, double rate conversion :   |
|           |                       | Desired frequency: 156.25MHz x 66/64 x 255/238 Synth frequency: 1.25GHz x 66/64 x 255/238 Base frequency Bs: 25 kHz (0x061A8)) Base freq. multiplier Ks: 3125 (0x0C35) FEC ratio numerator Ms: 66x255 (0x41BE) FEC ratio denominator Ns: 64x238 (0x3B80) Post div PA: 8 |

Register\_Address: 0x70

Register Name: output\_synth\_drive\_pll

Default Value: 0xE4

Type:R/W

| Bit<br>Field | Function Name   | Description   |
|--------------|-----------------|---|
| 0            | dpll_for_synth0 | Selects which DPLL will drive Synthesizer 0.  0: DPLL0 1: DPLL1 |
| 1            | reserved        | Leave as default  |
| 2            | dpll_for_synth1 | Same as above but for Synthesizer 1                             |
| 7:3          | reserved        | Leave as default  |

Register\_Address: 0x71

Register Name: output\_synth\_en

Default Value: 0x03

| Bit<br>Field | Function Name | Description   |
|--------------|---------------|---|
| 1:0          | synth_en      | Enables output of Synthesizers 0 and 1              |
|              |               | x1: enables synth0 output 1x: enables synth1 output |
| 7:2          | reserved      | Leave as default                                    |

Register\_Address: 0x72

Register Name: dpll\_lock\_selection

Default Value: 0xAA

| Bit<br>Field | Function Name        | Description  |
|--------------|----------------------|--|
| 1:0          | dpll0_lock_selection | Selects DPLL0 lock indicator status condition (appearing in the 'DPLL lock fail' register).  00: reserved 01: phase error is smaller than 1 us during 1 s 10: phase error is smaller than 10 us during 1 s 11: phase error is smaller than 10 us during 10 s |
| 3:2          | dpll1_lock_selection | Same as above but for dpll1  |
| 7:4          | reserved             | Leave as default   |

Register\_Address: 0x73:0x76
Register Name: central\_freq\_offset

Default Value: 0x046AAAAB

| i ype.iv     | r ype.rv.vv         |  |  |
|--------------|---------------------|--|--|
| Bit<br>Field | Function Name       | Description  |  |
| 31:0         | central_freq_offset | 2's complement binary value of these bits represent central frequency offset for the device. This value should be used to compensate for oscillator inaccuracy, or make the device look like Numerically Controlled Oscillator (NCO). This register controls central frequency of all 4 Synthesizers.  Expressed in steps of +/- 2^-32 of nominal setting. |  |
|              |                     | When oscillator inaccuracy is known: inacc_osc = (f_osc - f_nom)/f_nom (usually specified in ppm), value to be programmed in this register is calculated as per the following formula:   |  |
|              |                     | X = (1/(1 + inacc_osc) - 1)*2^32, when f_osc < f_nom<br>X = (1/(1 + inacc_osc))*2^32, when f_osc > f_nom,<br>where inacc_osc - represents oscillator frequency inaccuracy,<br>f_osc - represents oscillator frequency, and<br>f_nom - represents oscillator nominal frequency (i.e., 25 MHz)   |  |
|              |                     | Generally, when the oscillator frequency is lower than the nominal, frequency offset has to be programmed to compensate it in opposite direction, i.e. frequency offset has to be positive, and vice versa.  |  |
|              |                     | Example 1): if oscillator inaccuracy is -2% (f_osc = 24.5 MHz; inacc_osc = (f_osc - 25 MHz)/25MHz = -0.02), X= (1/(1+(-0.02)) - 1)*2^32 = (1/0.98 - 1)*2^32 = 87652394 = 0x0539782A  |  |
|              |                     | Example 2): if oscillator inaccuracy is +2% (f_osc = 25.5 MHz; inacc_osc = (f_osc - 25 MHz)/25MHz = 0.02), X= (1/(1+ 0.02))*2^32 = (1/1.02)*2^32 = 4210752251 = 0xFAFAFAB  |  |
|              |                     | When NCO behavior is desired, the output frequency should be calculated as per formula: fout = (1 + X/2^32)*finit where X -represent 2's complement number specified in this register finit - initial frequency set by Bs, Ks, Ms, Ns and postdivider number for particular VCO fout - output frequency  |  |
|              |                     | Note 1: Nominal frequency for central frequency offset calculation is 25 MHz although master clock frequency is required to be 24.576 MHz. Because of this default value in this register is 0x046AAAAB.  Note 2: Central Frequency Offset should not exceed +/-5% off nominal.  |  |

Register\_Address: 0x77

Register Name: synth1\_0\_filter\_sel

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name        | Description   |
|--------------|----------------------|---|
| 0            | synth0_filter_select | Selects filter used by Synthesizer 0  0: external filter 1: internal filter |
| 1            | synth1_filter_select | Selects filter used by Synthesizer 1  0: external filter 1: internal filter |
| 7:2          | reserved             | reserved  |

Register\_Address: 0x78

Register Name: synth0\_fine\_phase\_shift

Default Value: 0x00

| Bit<br>Field | Function Name         | Description  |
|--------------|-----------------------|--|
| 7:0          | syn0_fine_phase_shift | Unsigned binary value of these bits represent Synth0 fine phase shift (advancement) in steps of Synth0_period / 256.             |
|              |                       | Note 1: This register controls fine phase shift for all clocks coming out of the Synthesizer 0 (including all four postdividers) |

Register\_Address: 0x79

Register Name: synth1\_fine\_phase\_shift

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name         | Description   |
|--------------|-----------------------|---|
| 7:0          | syn1_fine_phase_shift | Unsigned binary value of these bits represent Synth1 fine phase shift (advancement) in steps of Synth1_period / 256.                    |
|              |                       | <b>Note 1:</b> This register controls fine phase shift for all clocks coming out of the Synthesizer 1 (including all four postdividers) |

Register\_Address: **0x7F** 

Register Name: page\_register

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name | Description  |
|--------------|---------------|--|
| 0            | page_select   | This register is used to toggle memory access between page 0 (addresses 0x00 to 0x7E) and page 1 (addresses 0x80 to 0xFF). This is required because SPI and I2C ports have only seven address bits and the device memory space is eight bit wide.  0: selects addresses 0x00 to 0x7E 1: selects addresses 0x80 to 0xFB |
| 7:1          | reserved      | reserved   |

Register\_Address: 0x80:0x82
Register Name: synth0\_post\_div\_A

Default Value: 0x000002

| Bit<br>Field | Function Name     | Description   |
|--------------|-------------------|---|
| 22:0         | synth0_post_div_A | Unsigned binary value represents Synthesizer0 Post Divider value P0A. The Synthesizer0 frequency is divided by the P0A value before being fed to the selected output pins |
| 23           | reserved          | This bit <b>must</b> be set to 0  |

Register\_Address: 0x83:0x85
Register Name: synth0\_post\_div\_B

Default Value: 0x000002

Type:R/W

| Bit<br>Field | Function Name     | Description   |
|--------------|-------------------|---|
| 22:0         | synth0_post_div_B | Unsigned binary value represents Synthesizer0 Post Divider value P0B. The Synthesizer0 frequency is divided by the P0B value before being fed to the selected output pins |
| 23           | reserved          | This bit <b>must</b> be set to 0  |

Register\_Address: 0x86:0x88
Register Name: synth0\_post\_div\_C

Default Value: 0x000040

| Bit   |                         |  |
|-------|-------------------------|--|
| Field | Function Name           | Description  |
| 15:0  | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses  |
|       |                         | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer0 Post Divider value P0C). The Synthesizer0 VCO frequency is divided by the P0C value to get desired output clock frequency on selected output pins.   |
|       |                         | Note: The output clock duty-cycle may not be within specified 45% to 55% when post divider value P0C is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is 30% is when synthesizer frequency is set to 1 GHz and the P0C is set to 7. If duty-cycle of 45% to 55% is required, user can set synthesizer to run at 1GHz * 8/7 and P0C to 8 which will still generate the same frequency but within 45% to 55% duty-cycle.  For odd P0C values greater than or equal to 41 ( 43, 45) the duty-cycle will be within 45% to 55%.  For even P0C values duty-cycle is always within 45% to 55% |

Register\_Address: 0x86:0x88

Register Name: synth0\_post\_div\_C

Default Value: 0x000040

| Bit<br>Field | Function Name            | Description  |
|--------------|--------------------------|--|
| 17:16        | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 0 (frame pulse width is equal to the related clock period):  00: clock 0 (Synth 0 postdivider A)  01: clock 1 (Synth 0 postdivider B)  10: reeserved  11: clock 3 (Synth 0 postdivider D)  When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. |
|              |                          | Note: It is forbidden for frame pulse to select 'itself' as its related clock  |
| 18           | frm_pulse_polar_or_div   | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: 0: regular (non-inverse) polarity 1: inverse polarity  When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock.   |
|              |                          |  |
| 19           | frm_pulse_type_or_div    | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type:  0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse)  1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse)  |
|              |                          | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock  |

Register\_Address: 0x86:0x88

Register Name: synth0\_post\_div\_C

Default Value: 0x000040

Type:R/W

| Bit<br>Field | Function Name    | Description  |
|--------------|------------------|--|
| 23:20        | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register.  |
|              |                  | When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) |
|              |                  | Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639.  |

Register\_Address: 0x89:0x8B
Register Name: synth0\_post\_div\_D

Default Value: 0x000040

| Typo://div   |                         |  |
|--------------|-------------------------|--|
| Bit<br>Field | Function Name           | Description  |
| 15:0         | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses  |
|              |                         | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer0 Post Divider value P0D). The Synthesizer0 VCO frequency is divided by the P0D value to get desired output clock frequency on selected output pins.   |
|              |                         | Note: The output clock duty-cycle may not be within specified 45% to 55% when post divider value P0D is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is 30% is when synthesizer frequency is set to 1 GHz and the P0D is set to 7. If duty-cycle of 45% to 55% is required, user can set synthesizer to run at 1GHz *8/7 and P0D to 8 which will still generate the same frequency but within 45% to 55% duty-cycle. For odd P0D values greater than or equal to 41 (43, 45) the duty-cycle will be within 45% to 55%. For even P0D values duty-cycle is always within 45% to 55% |

Register\_Address: 0x89:0x8B

Register Name: synth0\_post\_div\_D

Default Value: 0x000040

| Bit<br>Field | Function Name            | Description   |
|--------------|--------------------------|---|
| 17:16        | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 0 (frame pulse width is equal to the related clock period):  00: clock 0 (Synth 0 postdivider A)  01: clock 1 (Synth 0 postdivider B)  10: clock 2 (Synth 0 postdivider C)  11: reserved |
|              |                          | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock.  |
|              |                          | Note: It is forbidden for frame pulse to select 'itself' as its related clock   |
| 18           | frm_pulse_polar_or_div   | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: 0: regular (non-inverse) polarity 1: inverse polarity When bits 23:20 of this register are programmed to any other value, the  |
|              |                          | appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock   |
| 19           | frm_pulse_type_or_div    | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type: 0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse) 1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse)   |
|              |                          | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock   |

Register\_Address: 0x89:0x8B
Register Name: synth0\_post\_div\_D

Default Value: 0x000040

Type:R/W

| Bit<br>Field | Function Name    | Description  |
|--------------|------------------|--|
| 23:20        | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register.  When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency)  Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = |
|              |                  | <b>Note:</b> Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639.   |

Page\_Address: 0x8C:0x8E

Register Name: synth1\_post\_div\_A

Default Value: 0x000002

| Bit<br>Field | Function Name     | Description   |
|--------------|-------------------|---|
| 22:0         | synth1_post_div_A | Unsigned binary value represents Synthesizer1 Post Divider value P1A. The Synthesizer1 frequency is divided by the P1A value before being fed to the selected output pins |
| 23           | reserved          | This bit <b>must</b> be set to 0  |

Register\_Address: 0x8F:0x91

Register Name: synth1\_post\_div\_B

Default Value: 0x000002

Type:R/W

| Bit<br>Field | Function Name     | Description   |
|--------------|-------------------|---|
| 22:0         | synth1_post_div_B | Unsigned binary value represents Synthesizer1 Post Divider value P1B. The Synthesizer1 frequency is divided by the P1B value before being fed to the selected output pins |
| 23           | reserved          | This bit <b>must</b> be set to 0  |

Register\_Address: 0x92:0x94

Register Name: synth1\_post\_div\_C

Default Value: 0x000032

| Bit<br>Field | Function Name           | Description  |
|--------------|-------------------------|--|
| 15:0         | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses  |
|              |                         | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer1 Post Divider value P1C). The Synthesizer1 VCO frequency is divided by the P1C value to get desired output clock frequency on selected output pins.   |
|              |                         | Note: The output clock duty-cycle may not be within specified 45% to 55% when post divider value P1C is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is 30% is when synthesizer frequency is set to 1 GHz and the P1C is set to 7. If duty-cycle of 45% to 55% is required, user can set synthesizer to run at 1GHz * 8/7 and P1C to 8 which will still generate the same frequency but within 45% to 55% duty-cycle. For odd P1C values greater than or equal to 41 ( 43, 45) the duty-cycle will be within 45% to 55%. For even P1C values duty-cycle is always within 45% to 55% |

Register\_Address: 0x92:0x94

Register Name: synth1\_post\_div\_C

Default Value: 0x000032

| Bit<br>Field | Function Name            | Description   |
|--------------|--------------------------|---|
| 17:16        | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 1 (frame pulse width is equal to the related clock period):  00: clock 0 (Synth 1 postdivider A)  01: clock 1 (Synth 1 postdivider B)  10: reserved  11: clock 3 (Synth 1 postdivider D)  When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock. |
|              |                          | <b>Note:</b> It is forbidden for frame pulse to select 'itself' as its related clock.   |
| 18           | frm_pulse_polar_or_div   | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: 0: regular (non-inverse) polarity 1: inverse polarity  When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register  |
|              |                          | creates postdivider ratio for the output clock  |
| 19           | frm_pulse_type_or_div    | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type:  0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse)  1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse)   |
|              |                          | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock   |

Register\_Address: 0x92:0x94

Register Name: synth1\_post\_div\_C

Default Value: 0x000032

Type:R/W

| Bit<br>Field | Function Name    | Description  |
|--------------|------------------|--|
| 23:20        | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register.  |
|              |                  | When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) |
|              |                  | <b>Note:</b> Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639.   |

Register\_Address: 0x95:0x97

Register Name: synth1\_post\_div\_D

Default Value: 0x000032

| 71.          |                         |  |
|--------------|-------------------------|--|
| Bit<br>Field | Function Name           | Description  |
| 15:0         | frm_pulse_period_or_div | When bits 23:20 of this register are programmed to '1111', binary value of these bits represent number of periods of the selected related clock in between two frame pulses  |
|              |                         | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock (Synthesizer1 Post Divider value P1D). The Synthesizer1 VCO frequency is divided by the P1D value to get desired output clock frequency on selected output pins.   |
|              |                         | Note: The output clock duty-cycle may not be within specified 45% to 55% when post divider value P1D is an odd number and where frequency of the output clock is close to the maximum output frequency supported by hpoutclk. The worst case duty-cycle is 30% is when synthesizer frequency is set to 1 GHz and the P1D is set to 7. If duty-cycle of 45% to 55% is required, user can set synthesizer to run at 1GHz *8/7 and P1D to 8 which will still generate the same frequency but within 45% to 55% duty-cycle. For odd P1D values greater than or equal to 41 (43, 45) the duty-cycle will be within 45% to 55%. For even P1D values duty-cycle is always within 45% to 55% |

Register\_Address: 0x95:0x97

Register Name: synth1\_post\_div\_D

Default Value: 0x000032

| Bit<br>Field | Function Name            | Description   |
|--------------|--------------------------|---|
| 17:16        | frm_pulse_clk_sel_or_div | When bits 23:20 of this register are programmed to '1111', these bits select related clock (postdivider) within the same synthesizer 1 (frame pulse width is equal to the related clock period):  00: clock 0 (Synth 1 postdivider A)  01: clock 1 (Synth 1 postdivider B)  10: clock 2 (Synth 1 postdivider C)  11: reserved |
|              |                          | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with other bits of this register creates postdivider ratio for the output clock.  |
|              |                          | Note: It is forbidden for frame pulse to select 'itself' as its related clock   |
| 18           | frm_pulse_polar_or_div   | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse polarity: 0: regular (non-inverse) polarity 1: inverse polarity  |
|              |                          | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock   |
| 19           | frm_pulse_type_or_div    | When bits 23:20 of this register are programmed to '1111', this bit represents frame pulse type:  0: ST-BUS type frame pulse (frame boundary straddles in the middle of the frame pulse)  1: GCI Bus type frame pulse (frame boundary defined by the edge of the frame pulse)   |
|              |                          | When bits 23:20 of this register are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of this bit combined with other bits of this register creates postdivider ratio for the output clock   |

Register\_Address: 0x95:0x97

Register Name: synth1\_post\_div\_D

Default Value: 0x000032

Type:R/W

| Bit<br>Field | Function Name    | Description  |
|--------------|------------------|--|
| 23:20        | frm_pulse_or_div | When these bits are programmed to '1111', the appropriate output clock is selected to have a 'frame pulse' shape. Details about the frame pulse type, polarity and frequency are specified in bits 19:0 of this register.  |
|              |                  | When these bits are programmed to any other value, the appropriate output clock is selected to have a 'normal' 50% duty cycle clock, and binary value of these bits combined with bits 19:0 of this register creates postdivider ratio for the output clock (i.e. division ratio between appropriate VCO frequency and the desired output clock frequency) |
|              |                  | Note: Maximum division ratio for 'normal' clock is 0xEFFFFF = 15728639.  |

Register\_Address: **0xB0**Register Name: **hp\_diff\_en** 

Default Value: 0x00

| 1,76-1,11    |               |   |
|--------------|---------------|---|
| Bit<br>Field | Function Name | Description   |
| 7:0          | hp_diff_en    | Set high to enable corresponding high performance differential output.  Set low to tristate the corresponding output.  xxxxxxxx1: enables hpdiff0_p/n xxxxxx1x: enables hpdiff1_p/n xxxxxx1xx: enables hpdiff2_p/n xxxxx1xxx: enables hpdiff3_p/n xxx1xxxx: enables hpdiff4_p/n xx1xxxxx: enables hpdiff5_p/n x1xxxxxx: enables hpdiff6_p/n 1xxxxxxx: enables hpdiff7_p/n |

Register\_Address: **0xB1**Register Name: **hp\_cmos\_en** 

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name | Description  |
|--------------|---------------|--|
| 3:0          | hp_cmos_en    | Set high to enable corresponding high performance output. Set low to tristate the corresponding output.  xxx1: enables hpout0 xx1x: enables hpout1 x1xx: enables hpout2 1xxx: enables hpout3 |
| 7:4          | reserved      | Leave as default.  |

Register\_Address: 0xB8

Register Name: synth1\_0\_stop\_clock

Default Value: 0x00

| Bit<br>Field | Function Name          | Description   |
|--------------|------------------------|---|
| 1:0          | synth0_post_div_C_stop | Appropriate setting of these bits will cause Synthesizer0 Post Divider C to stop clock at either rising or falling edge. Selection: 00 - 01: continuous run (stop clock function is disabled) 10: stop hpoutclk0 at falling edge (output stays low) 11: stop hpoutclk0 at rising edge (output stays high) |
| 3:2          | synth0_post_div_D_stop | Appropriate setting of these bits will cause Synthesizer0 Post Divider D to stop clock at either rising or falling edge. Selection: 00 - 01: continuous run (stop clock function is disabled) 10: stop hpoutclk1 at falling edge (output stays low) 11: stop hpoutclk1 at rising edge (output stays high) |

Register\_Address: 0xB8

Register Name: synth1\_0\_stop\_clock

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name          | Description   |
|--------------|------------------------|---|
| 5:4          | synth1_post_div_C_stop | Appropriate setting of these bits will cause Synthesizer1 Post Divider C to stop clock at either rising or falling edge. Selection: 00 - 01: continuous run (stop clock function is disabled) 10: stop hpoutclk2 at falling edge (output stays low) 11: stop hpoutclk2 at rising edge (output stays high) |
| 7:6          | synth1_post_div_D_stop | Appropriate setting of these bits will cause Synthesizer1 Post Divider D to stop clock at either rising or falling edge. Selection: 00 - 01: continuous run (stop clock function is disabled) 10: stop hpoutclk3 at falling edge (output stays low) 11: stop hpoutclk3 at rising edge (output stays high) |

Register\_Address: 0xB9

Register Name:sync\_fail\_flag\_status

Default Value: **0x00**Type:**StickyR** 

| Bit<br>Field | Function Name        | Description  |
|--------------|----------------------|--|
| 0            | Synth0_syncFail_flag | When high, this bit indicates that Synthesizer 0 has lost lock. If this status bit appears set after clearing Synth0_ClearSyncFail_flag (register at address 0xBA), it is indication that Synthesizer 0 has lost lock, therefore generating wrong output frequency.  Note: This bit will be set upon power up or device reset. |
| 1            | Synth1_syncFail_flag | Same description as above but for Synth1   |

Register\_Address: 0xBA

Register Name:clear\_sync\_fail\_flag

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name             | Description  |
|--------------|---------------------------|--|
| 0            | Synth0_clearSyncFail_flag | When high, this bit clears sticky Synth0_syncFail_flag.  |
|              |                           | <b>Note:</b> after clearing Synth0_syncFail_flag, this bit must be set low for normal device operation |
| 1            | Synth1_clearSyncFail_flag | Same description as above but for Synth1   |

Register\_Address: 0xBF:0xC0

Register Name:phase\_shift\_s0\_postdiv\_c

Default Value: 0x0000

| Bit<br>Field | Function Name            | Description   |
|--------------|--------------------------|---|
| 12:0         | phase_shift_s0_postdiv_c | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer0 frequency for all clocks coming from Synthesizer0 Post Divider C (0:no shift, -1: delay output clock for 1 period, 1: advance output clock for 1 period, and so on)                                  |
| 15:13        | quad_shift_s0_postdiv_c  | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer0 Post Divider C.  000: 0 degrees (no shift) 001: -45 degrees 010: -90 degrees 011: -135 degrees 100: -180 (or 180) degrees 101: 135 degrees 110: 90 degrees 111: 45 degrees |

Register\_Address: 0xC1:0xC2

Register Name:phase\_shift\_s0\_postdiv\_d

Default Value: 0x0000

Type:R/W

| Bit<br>Field | Function Name            | Description   |
|--------------|--------------------------|---|
| 12:0         | phase_shift_s0_postdiv_d | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer0 frequency for all clocks coming from Synthesizer0 Post Divider D (0: no shift, -1: delay output clock for 1 period, 1: advance output clock for 1 period, and so on)                 |
| 15:13        | quad_shift_s0_postdiv_d  | These bits select quadrature phase shift (in 45 degrees step, from - 135 to +135 degrees) for all clocks coming from Synthesizer0 Post Divider D.  000: 0 degrees (no shift) 001: -45 degrees 010: -90 degrees 110: -135 degrees 100: -180 (or 180) degrees 110: 90 degrees 111: 45 degrees |

Register\_Address: 0xC3

Register Name:xo\_or\_crystal\_sel

Default Value: 0x00

| Bit<br>Field | Function Name     | Description   |
|--------------|-------------------|---|
| 0            | xo_or_crystal_sel | 0: enables OSCo driver 1: disables OSCo driver Set to 1 when xo is used as master clock. Set to 0 when crystal is used as master clock. |
| 7:1          | Reserved          | Leave as default  |

Register\_Address: 0xC6

Register Name: Chip\_revision\_2

Default Value: 0x03

Type:R/W

| Bit<br>Field | Function Name   | Description  |
|--------------|-----------------|--|
| 7:0          | Chip_revision_2 | Chip_revision_2 = 0x03 (full chip revision = chip_revision_2 bits in register 0xC6 and chip_revision bits[6:5] in register 0x00) |

Register\_Address: 0xC7:0xC8

Register Name:phase\_shift\_s1\_postdiv\_c

Default Value: 0x0000

| Bit<br>Field | Function Name            | Description   |
|--------------|--------------------------|---|
| 12:0         | phase_shift_s1_postdiv_c | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer1 frequency for all clocks coming from Synthesizer1 Post Divider C (0: no shift, -1: delay output clock for 1 period, 1: advance output clock for 1 period, and so on)                                 |
| 15:13        | quad_shift_s1_postdiv_c  | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer1 Post Divider C.  000: 0 degrees (no shift) 001: -45 degrees 010: -90 degrees 110: -135 degrees 100: -180 (or 180) degrees 101: 135 degrees 110: 90 degrees 111: 45 degrees |

Register\_Address: 0xC9:0xCA

Register Name:phase\_shift\_s1\_postdiv\_d

Default Value: 0x0000

Type:R/W

| Bit Field | Function Name            | Description   |
|-----------|--------------------------|---|
| 12:0      | phase_shift_s1_postdiv_d | 2's complement binary value of these bits represent phase shift in steps of one period of Synthesizer1 frequency for all clocks coming from Synthesizer1 Post Divider D (0: no shift, -1: delay output clock for 1 period, 1: advance output clock for 1 period, and so on)                                 |
| 15:13     | quad_shift_s1_postdiv_d  | These bits select quadrature phase shift (in 45 degrees step, from -135 to +135 degrees) for all clocks coming from Synthesizer1 Post Divider D.  000: 0 degrees (no shift) 001: -45 degrees 010: -90 degrees 110: -135 degrees 100: -180 (or 180) degrees 101: 135 degrees 110: 90 degrees 111: 45 degrees |

Register\_Address: 0xE0

Register Name:gpio\_function\_pin0

Default Value: 0x00

| Bit Field | Function Name             | Description  |
|-----------|---------------------------|--|
| 6:0       | gpio_pin0_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO0 control or status select' bit. The control and status table consist of 128 bits each. Default: GPIO pin unused. |
| 7         | gpio_pin0_con_or_stat_sel | Selects whether GPIO0 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status   |

Register\_Address: 0xE1

Register Name: gpio\_function\_pin1

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name             | Description  |
|--------------|---------------------------|--|
| 6:0          | gpio_pin1_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO1 control or status select' bit. The control and status table consist of 128 bits each. Default: GPIO pin unused. |
| 7            | gpio_pin1_con_or_stat_sel | Selects whether GPIO1 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status   |

Register\_Address: 0xE2

Register Name:gpio\_function\_pin2

Default Value: 0x60

| Type.rvv     |                           |   |
|--------------|---------------------------|---|
| Bit<br>Field | Function Name             | Description   |
| 6:0          | gpio_pin2_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO2 control or status select' bit. The control and status table consist of 128 bits each. Default: hpdiff0 enable. |
| 7            | gpio_pin2_con_or_stat_sel | Selects whether GPIO2 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status  |

Register\_Address: 0xE3

Register Name:gpio\_function\_pin3

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name             | Description  |
|--------------|---------------------------|--|
| 6:0          | gpio_pin3_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO3 control or status select' bit. The control and status table consist of 128 bits each. Default: GPIO pin unused. |
| 7            | gpio_pin3_con_or_stat_sel | Selects whether GPIO3 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status   |

Register\_Address: 0xE4

Register Name:gpio\_function\_pin4

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name             | Description  |
|--------------|---------------------------|--|
| 6:0          | gpio_pin4_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO4 control or status select' bit. The control and status table consist of 128 bits each. Default: GPIO pin unused. |
| 7            | gpio_pin4_con_or_stat_sel | Selects whether GPIO4 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status   |

Register\_Address: 0xE5

Register Name:gpio\_function\_pin5

Default Value: 0x00

| Bit Field | Function Name           | Description   |
|-----------|-------------------------|---|
| 6:0       | gpio_pin5_table_address | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO5 control or status select' bit. The control and status table consist of 128 bits each. Default: GPIO pin unused |

Register\_Address: 0xE5

Register Name: gpio\_function\_pin5

Default Value: 0x00

Type:R/W

| Bit Field | Function Name             | Description  |
|-----------|---------------------------|--|
| 7         | gpio_pin5_con_or_stat_sel | Selects whether GPIO5 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status |

Register\_Address: 0xE6

Register Name:gpio\_function\_pin6

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name             | Description   |
|--------------|---------------------------|---|
| 6:0          | gpio_pin6_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO6 control or status select' bit. The control and status table consist of 128 bits each. Default:GPIO pin unused. |
| 7            | gpio_pin6_con_or_stat_sel | Selects whether GPIO6 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status  |

Register\_Address: 0xE7

Register Name:gpio\_function\_pin7

Default Value: 0x00

| Bit<br>Field | Function Name             | Description  |
|--------------|---------------------------|--|
| 6:0          | gpio_pin7_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO7 control or status select' bit. The control and status table consist of 128 bits each. Default: GPIO pin unused. |
| 7            | gpio_pin7_con_or_stat_sel | Selects whether GPIO7 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status   |

Register\_Address: 0xE8

Register Name:gpio\_function\_pin8

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name             | Description  |
|--------------|---------------------------|--|
| 6:0          | gpio_pin8_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO8 control or status select' bit. The control and status table consist of 128 bits each. Deafault:GPIO pin unused. |
| 7            | gpio_pin8_con_or_stat_sel | Selects whether GPIO8 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status   |

Register\_Address: 0xE9

Register Name: gpio\_function\_pin9

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name             | Description  |
|--------------|---------------------------|--|
| 6:0          | gpio_pin9_table_address   | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO9 control or status select' bit. The control and status table consist of 128 bits each. Deafault:GPIO pin unused. |
| 7            | gpio_pin9_con_or_stat_sel | Selects whether GPIO9 is input (control) pin or output (status) pin.  Selection: 0 = control 1 = status  |

Register\_Address: 0xEA

Register Name: gpio\_function\_pin10

Default Value: 0x00

| Bit<br>Field | Function Name            | Description   |
|--------------|--------------------------|---|
| 6:0          | gpio_pin10_table_address | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO10 control or status select' bit. The control and status table consist of 128 bits each. Deafault:GPIO pin unused. |

Register\_Address: 0xEA

Register Name:gpio\_function\_pin10

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name                  | Description  |
|--------------|--------------------------------|--|
| 7            | gpio_pin10_con_or_stat_s<br>el | Selects whether GPIO10 is input (control) pin or output (status) pin.  Selection: 0 = control 1 = status |

Register\_Address: 0xEB

Register Name: gpio\_function\_pin11

Default Value: 0x00

Type:R/W

| Bit<br>Field | Function Name                  | Description   |
|--------------|--------------------------------|---|
| 6:0          | gpio_pin11_table_address       | Unsigned binary value of these bits represents bit address in the control or status table, depending on 'GPIO11 control or status select' bit. The control and status table consist of 128 bits each. Deafault:GPIO pin unused. |
| 7            | gpio_pin11_con_or_stat_s<br>el | Selects whether GPIO11 is input (control) pin or output (status) pin. Selection: 0 = control 1 = status   |

Register\_Address: 0xF7

Register Name: spurs\_suppression

Default Value: 0x00

| Bit<br>Field | Function Name     | Description  |
|--------------|-------------------|--|
| 7:0          | spurs_suppression | This register is used for spurs suppression. Depending on the synthesizer configuration GUI will generate recommended value. Please refer to GUI for recommended value that should be written to this register. When the spurs_supression register is changed, the ZL30155 requires 200msec to reconfigure itself, no reads or writes to the device are permitted during this reconfiguration period. The spurs_suppression register should only be written with values recommended by the ZL30155 GUI and it should only be written if a 24.576MHz master clock oscillator or crystal resonator is being used |

#### **AC and DC Electrical Characteristics** 9.0

### **Absolute Maximum Ratings\***

|   | Parameter                    | Symbol              | Min. | Max.                  | Units |
|---|------------------------------|---------------------|------|-----------------------|-------|
| 1 | Supply voltage               | V <sub>DD_R</sub>   | -0.5 | 4.6                   | V     |
| 2 | Core supply voltage          | V <sub>CORE_R</sub> | -0.5 | 2.5                   | V     |
| 3 | Voltage on any digital pin   | V <sub>PIN</sub>    | -0.5 | 6                     | V     |
| 4 | Voltage on osci and osco pin | Vosc                | -0.3 | V <sub>DD</sub> + 0.3 | V     |
| 5 | Storage temperature          | T <sub>ST</sub>     | -55  | 125                   | °C    |

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. 
\* Voltages are with respect to ground (GND) unless otherwise stated

## **Recommended Operating Conditions\***

|   | Characteristics       | Sym                                    | Min.  | Тур. | Max.  | Units |
|---|-----------------------|--|-------|------|-------|-------|
| 1 | Supply voltage        | V <sub>DD-IO</sub><br>AV <sub>DD</sub> | 3.135 | 3.30 | 3.465 | V     |
| 2 | Core supply voltage   | V <sub>CORE</sub>                      | 1.71  | 1.80 | 1.89  | V     |
| 3 | Operating temperature | T <sub>A</sub>                         | -40   | 25   | 85    | °C    |
| 4 | Input voltage         | $V_{DD-IO}$                            | 2.97  | 3.30 | 3.63  | V     |

<sup>\*</sup> Voltages are with respect to ground (GND) unless otherwise stated

#### **DC Electrical Characteristics - Power - Core**

|   | Characteristics               | Sym                          | Тур. | Max. | Units | Notes |
|---|-------------------------------|------------------------------|------|------|-------|-------|
| 1 | Core supply current (Veers)   | I <sub>CORE</sub> (Vdd 3.3V) | 46   | 48   | mA    |       |
|   | Core supply current (Vcore)   | I <sub>CORE</sub> (Vdd 1.8V) | 102  | 109  | mA    |       |
| 2 | Current for each HP Synthesis | I <sub>SYN</sub> (Vdd 3.3V)  | 57   | 73   | mA    |       |
|   | Engine                        | I <sub>SYN</sub> (Vdd 1.8V)  | 0.2  | 1    | mA    |       |

# **DC Electrical Characteristics - Power - High Performance Outputs**

|   | Characteristics  | Sym.                                | Тур.  | Max.  | Units | Notes  |
|---|--|-------------------------------------|-------|-------|-------|--|
| 1 | Power for each hpdiff clock driver   | P <sub>hpdiff</sub> (Vdd<br>3.3V)   | 85    | 91    | mW    | Including power to biasing and load resistors $R_L = 50\Omega$   |
| 2 | Power for each hpdiff clock driver minus power dissipated in the biasing and load resistors.   | P <sub>hpdiff</sub> (Vdd<br>3.3V)   | 36    | 42    | mW    | Without power to biasing and load resistors $R_L = 50\Omega$   |
| 3 | Power for each hpdiff clock driver (reduced power mode)  | P <sub>hpdifflp</sub> (Vdd<br>3.3V) | 80    | 86    | mW    | Including power to biasing and load resistors $R_L = 50\Omega$   |
| 4 | Power for each hpdiff clock driver minus power dissipated in the load resistor. (reduced power mode)                                   | P <sub>hpdifflp</sub> (Vdd<br>3.3V) | 31    | 37    | mW    | Without power to biasing and load resistors $R_L = 50\Omega$   |
| 5 | Power for each output divider of high performance synthesizers (enabled if one of two differential outputs assigned to it is enabled). | P <sub>div</sub> (Vdd<br>3.3V)      | 17    | 40    | mW    |  |
| 6 | Power for each hpoutclk clock driver   | P <sub>hpout</sub> (Vdd<br>3.3V)    | 17+ 7 | 40+36 | mW    | 155.52 MHz output<br>10 pF load<br>fixed power (due to<br>output divider) +<br>variable power<br>(proportional to<br>frequency and load) |

## **DC Electrical Characteristics - Inputs**

|   | Characteristics                        | Sym.             | Min.                | Тур. | Max.               | Units | Notes                 |
|---|--|------------------|---------------------|------|--------------------|-------|-----------------------|
| 1 | CMOS high-level input voltage          | V <sub>CIH</sub> | 0.7·V <sub>DD</sub> |      |                    | V     |                       |
| 2 | CMOS low-level input voltage           | V <sub>CIL</sub> |                     |      | $0.3 \cdot V_{DD}$ | V     |                       |
| 3 | CMOS Input leakage current             | I <sub>IL</sub>  | -10                 |      | 10                 | μΑ    | $V_I = V_{DD}$ or 0 V |
| 4 | Differential input common mode voltage | V <sub>CM</sub>  | 1.1                 |      | 2.0                | V     |                       |
| 5 | Differential input voltage difference  | V <sub>ID</sub>  | 0.25                |      | 1.0                | V     |                       |

# **AC/DC Electrical Characteristics - OSCi Input**

|   | Characteristics               | Sym.             | Min. | Тур. | Max. | Units | Notes                 |
|---|-------------------------------|------------------|------|------|------|-------|-----------------------|
| 1 | CMOS high-level input voltage | V <sub>CIH</sub> | 2.0  |      |      | V     |                       |
| 2 | CMOS low-level input voltage  | V <sub>CIL</sub> |      |      | 0.8  | V     |                       |
| 3 | Input leakage current         | I <sub>IL</sub>  | -10  |      | 10   | μΑ    | $V_I = V_{DD}$ or 0 V |
| 4 | Duty Cycle                    |                  | 40   |      | 60   | %     |                       |

### **DC Electrical Characteristics - High Performance Outputs**

|   | Characteristics                      | Sym.                       | Min.                       | Тур.                       | Max.                       | Units | Notes  |
|---|--------------------------------------|----------------------------|----------------------------|----------------------------|----------------------------|-------|--|
| 1 | HPCMOS High-level output voltage     | V <sub>OH</sub>            | 0.8·AV <sub>D</sub>        |                            |                            | V     | $I_{OH} = 2mA$<br>$C_L = 5pF$                          |
| 2 | HPCMOS Low-level output voltage      | V <sub>OH</sub>            |                            |                            | 0.2·AV <sub>D</sub>        | V     | $I_{OL} = 2mA$<br>$C_L = 5pF$                          |
| 3 | LVPECL: High-level output voltage    | V <sub>OH_LV</sub><br>PECL | AV <sub>DD</sub><br>- 1.12 | AV <sub>DD</sub><br>- 1.00 | AV <sub>DD</sub><br>- 0.88 | V     | $R_L = 50\Omega$ to<br>$AV_{DD} - 2V$ ,<br>$C_L = 1pF$ |
| 4 | LVPECL: Low-level output voltage     | V <sub>OL_LVP</sub><br>ECL | AV <sub>DD</sub><br>- 1.81 | AV <sub>DD</sub><br>- 1.71 | AV <sub>DD</sub><br>- 1.55 | V     | $R_L = 50\Omega$ to<br>$AV_{DD} - 2V$ ,<br>$C_L = 1pF$ |
| 5 | LVPECL: Differential output voltage* | V <sub>OD_LV</sub><br>PECL | 0.53                       | 0.67                       | 0.80                       | V     | $R_L = 50\Omega$ to<br>$AV_{DD} - 2V$ ,<br>$C_L = 1pF$ |

<sup>\*</sup> Output swing is guaranteed for frequency up to 720MHz, it may decrease by 50mv if the frequency is greater than 720MHz

## AC Electrical Characteristics\* - Output Timing Parameters Measurement Voltage Levels (see Figure 27)

| _ | T .  |  |                    | T                         |       |
|---|--|--|--------------------|---------------------------|-------|
|   | Characteristics                            | Sym  | CMOS               | LVPECL                    | Units |
| 1 | Threshold Voltage                          | V <sub>T-CMOS</sub><br>V <sub>T-LVPECL</sub><br>V <sub>T-CML</sub> | 0.5V <sub>DD</sub> | V <sub>DD</sub> - 1.35    | V     |
| 2 | Rise and Fall<br>Threshold Voltage<br>High | V <sub>HM</sub>  | 0.8V <sub>DD</sub> | 0.8V <sub>OD_LVPECL</sub> | V     |
| 3 | Rise and Fall<br>Threshold Voltage<br>Low  | V <sub>LM</sub>  | 0.2V <sub>DD</sub> | 0.2V <sub>OD_LVPECL</sub> | V     |

<sup>\*</sup> Supply voltage and operating temperature are as per Recommended Operating Conditions. \* Voltages are with respect to ground (GND) unless otherwise stated




Figure 27 - Timing Parameter Measurement Voltage Levels

### AC Electrical Characteristics\* - Inputs (see Figure 28).

| Characteristics Symbol Min. Typ. Max. Unit |
|--|
|--|

### AC Electrical Characteristics\* - Inputs (see Figure 28).

| 1 | Input reference Frequency (CMOS Inputs)   | 1/t <sub>REFP</sub> |      | 177.5 | MHz |
|---|---|---------------------|------|-------|-----|
| 2 | Input reference Frequency (LVPECL Inputs) | 1/t <sub>REFP</sub> |      | 750   | MHz |
| 3 | Input reference pulse width high or low   | t <sub>REFW</sub>   | 0.55 |       | ns  |

<sup>\*</sup> Supply voltage and operating temperature are as per Recommended Operating Conditions

## AC Electrical Characteristics\* - Input To Output Timing (see Figure 28)

|   | Characteristics   | Symbol               | Min. | Тур. | Max. | Units |
|---|---|----------------------|------|------|------|-------|
| 1 | Input reference to hpoutclk0 output clock (with same frequency) delay | t <sub>HP_REFD</sub> | -2   | 0    | 2    | ns    |

<sup>\*</sup> Supply voltage and operating temperature are as per Recommended Operating Conditions.




Figure 28 - Input To Output Timing for hpoutclk0




Figure 29 - Input To Output Timing To outclk0

# AC Electrical Characteristics\* - Outputs (see Figure 30).

|   | Characteristics   | Sym.                                | Min. | Тур. | Max.  | Units         | Notes        |
|---|---|-------------------------------------|------|------|-------|---------------|--------------|
| 1 | Clock skew between outputs  | t <sub>OUT2OUTD</sub>               | -1   | 0    | 1     | ns            |              |
| 3 | Output clock Duty Cycle   | t <sub>PWH</sub> , t <sub>PWL</sub> | 45%  | 50%  | 55%   | Duty<br>Cycle |              |
| 4 | hpdiff (LVPECL) Output clock rise or fall time (hpoutclk and single ended outclk) | t <sub>r</sub> / t <sub>f</sub>     | 265  | 370  | 515   | ps            |              |
| 5 | hpoutclk (LVCMOS) output clock rise and fall time                                 | t <sub>r</sub> / t <sub>f</sub>     | 620  | 950  | 1490  | ps            | 10pF<br>load |
| 6 | Output Clock Frequency (hpdiff)   | F <sub>hpdiff</sub>                 |      |      | 750   | MHz           |              |
| 7 | Output Clock Frequency (hpoutclk)   | F <sub>hpout</sub>                  |      |      | 177.5 | MHz           |              |

<sup>\*</sup> Supply voltage and operating temperature are as per Recommended Operating Conditions




Figure 30 - Output Timing Referenced To hpclkout0/clkout0

Functional waveforms and timing characteristics for the LSB first mode are shown in Figure 31, and Figure 32 describe the MSB first mode. Table 7 shows the timing specifications.

| Specification                           | Name  | Min. | Max. | Units |
|---|-------|------|------|-------|
| sck period                              | tcyc  | 124  |      | ns    |
| sck pulse width low                     | tclkl | 62   |      | ns    |
| sck pulse width high                    | tclkh | 62   |      | ns    |
| si setup (write) from sck rising        | trxs  | 10   |      | ns    |
| si hold (write) from sck rising         | trxh  | 10   |      | ns    |
| so delay (read) from sck falling        | txd   |      | 25   | ns    |
| cs_b setup from sck falling (LSB first) | tcssi | 20   |      | ns    |
| cs_b setup from sck rising (MSB first)  | tcssm | 20   |      | ns    |
| cs_b hold from sck falling (MSB first)  | tcshm | 10   |      | ns    |
| cs_b hold from sck rising (LSB first)   | tcshi | 10   |      | ns    |
| cs_b to output high impedance           | tohz  |      | 60   | ns    |

**Table 7 - Serial Peripheral Interface Timing** 




Figure 31 - Serial Peripheral Interface Timing - LSB First Mode




Figure 32 - Serial Peripheral Interface Timing - MSB First Mode

The timing specification for the I<sup>2</sup>C interface is shown in Figure 33 and Table 8.

| Specification  | Name                | Min.                      | Тур. | Max. | Units | Note   |
|--|---------------------|---------------------------|------|------|-------|--|
| SCL clock frequency  | f <sub>SCL</sub>    | 0                         |      | 400  | kHz   |  |
| Hold time START condition  | t <sub>HD:STA</sub> | 0.6                       |      |      | us    |  |
| Low period SCL   | t <sub>LOW</sub>    | 1.3                       |      |      | us    |  |
| Hi period SCL  | t <sub>HIGH</sub>   | 0.6                       |      |      | us    |  |
| Setup time START condition   | t <sub>SU:STA</sub> | 0.6                       |      |      | us    |  |
| Data hold time   | t <sub>HD:DAT</sub> | 0                         |      | 0.9  | us    |  |
| Data setup time  | t <sub>SU:DAT</sub> | 100                       |      |      | ns    |  |
| Rise time  | t <sub>r</sub>      |                           |      |      | ns    | Determined by choice of pull-<br>up resistor |
| Fall time  | t <sub>f</sub>      | 20 +<br>0.1C <sub>b</sub> |      | 250  | ns    |  |
| Setup time STOP condition  | t <sub>SU:STO</sub> | 0.6                       |      |      | us    |  |
| Bus free time between STOP/START                                   | t <sub>BUF</sub>    | 1.3                       |      |      | us    |  |
| Pulse width of spikes which must be suppressed by the input filter | t <sub>SP</sub>     | 0                         |      | 50   | ns    |  |
| Max capacitance for each I/O pin                                   |                     |                           |      | 10   | pF    |  |

Table 8 - I<sup>2</sup>C Serial Microport Timing




Figure 33 - I<sup>2</sup>C Serial Microport Timing

## 10.0 Performance Characterization

## 10.1 Output Clocks Jitter Generation

| Output Frequency | Jitter<br>Measurement<br>Filter | Max. | Units             | Notes |
|------------------|---------------------------------|------|-------------------|-------|
| 622.08 MHz       | 50 kHz - 80 MHz                 | 0.63 | ps <sub>rms</sub> |       |
|                  | 12 kHz - 20 MHz                 | 0.73 | ps <sub>rms</sub> |       |

Table 9 - Jitter Generation Specifications - HPDIFF Outputs

| Output Frequency | Jitter<br>Measurement<br>Filter | Max. | Units             | Notes |
|------------------|---------------------------------|------|-------------------|-------|
| 25 MHz           | 12 kHz - 5 MHz                  | 0.99 | ps <sub>rms</sub> |       |
| 77.76 MHz        | 12 kHz - 20 MHz                 | 1.08 | ps <sub>rms</sub> |       |
| 125 MHz          | 12 kHz - 20 MHz                 | 0.97 | ps <sub>rms</sub> |       |
| 156.25 MHz       | 12 kHz - 20 MHz                 | 0.95 | ps <sub>rms</sub> |       |

Table 10 - Jitter Generation Specifications - HPOUT Outputs

#### 10.2 DPLL Performance Characteristics

|   | Characteristics            | Min.  | Тур. | Max.    | Units | Notes           |
|---|----------------------------|-------|------|---------|-------|-----------------|
| 1 | Pull-in/Hold-in Range      | +/-52 |      | +/-3900 | ppm   | user selectable |
| 2 | Lock Time*                 |       |      | 1       | sec   |                 |
| 3 | Reference Switching MTIE   |       |      | 5       | nsec  |                 |
| 4 | Entry into Holdover MTIE   |       |      | 5       | nsec  |                 |
| 5 | Exit from Holdover MTIE    |       |      | 5       | nsec  |                 |
| 6 | Holdover Accuracy          |       |      | 50      | ppb   |                 |
| 7 | Phase gain in the passband |       |      | 0.1     | dB    |                 |


<sup>\*</sup> Lock time of 1 sec is achieved when pulling a 9.2 ppm reference for any selected bandwidth and when phase slope limit is larger than 7.5 usec **Table 11 - DPLL Characteristics** 

#### 11.0 **Thermal Characteristics**

| Parameter                              | Symbol            | Test Condition              | Value                | Unit |
|--|-------------------|-----------------------------|----------------------|------|
| Junction to Ambient Thermal Resistance | $\theta_{ja}$     | Still Air<br>1 m/s<br>2 m/s | 29.7<br>26.5<br>25.3 | °C/W |
| Junction to Case Thermal Resistance    | $\theta_{jc}$     |                             | 7.7                  | °C/W |
| Maximum Junction Temperature*          | T <sub>jmax</sub> |                             | 125                  | °C   |
| Maximum Ambient Temperature            | T <sub>A</sub>    |                             | 85                   | °C   |

<sup>\*</sup> Proper thermal management must be practiced to ensure that T<sub>jmax</sub> is not exceeded. **Table 12 - Thermal Care** 

# 12.0 Mechanical Drawing



# 13.0 Package Markings

# 13.1 100-pin BGA. Package Top Mark Format




Figure 34 - Non-customized Device Top Mark




Figure 35 - Custom Factory Programmed Device Top Mark

| Line | Characters | Description                                  |  |
|------|------------|--|--|
| 1    | ZL30155    | Part Number                                  |  |
| 2    | F          | Fab Code                                     |  |
| 2    | R          | Product Revision Code                        |  |
| 2    | e1         | Denotes Pb-Free Package                      |  |
| 3    | YY         | Last Two Digits of the Year of Encapsulation |  |
| 3    | WW         | Work Week of Assembly                        |  |
| 3    | A          | Assembly Location Code                       |  |
| 3    | ZZ         | Assembly Lot Sequence                        |  |
| 4    | CCID       | Custom Programming Identification Code       |  |
| 4    | WP         | Work Week of Programming                     |  |

**Table 13 - Package Marking Legend**