

Description

The ZL38AMB is part of Microsemi's new Timberwolf audio processor family of products that feature the company's innovative *AcuEdge* acoustic technology, which is a set of highly-complex and integrated algorithms. These algorithms are incorporated into a powerful DSP platform that allow the user to extract intelligible information from the audio environment.


The Microsemi *AcuEdge* Technology ZL38AMB is designed to provide leading edge far field microphone processing with advanced features targeted for IP and security cameras with high definition (HD) 2-way hands-free voice.

The Microsemi *AcuEdge* Technology license-free, royalty-free intelligent audio Firmware provides Beamforming, Sound Location Estimation, Acoustic Echo Cancellation (AEC), Noise Reduction and a variety of other voice enhancements to improve both the intelligibility and subjective quality of voice in harsh environments.

Microsemi offers additional tools to speed up the product development cycle. The *MiTuner*™ ZLS38508 or ZLS38508LITE GUI software packages allow a user to interactively configure the ZL38AMB device. The optional *MiTuner* ZLE38470BADA Automatic Tuning Kit provides automatic tuning and easy control for manual fine tuning adjustments.

Applications

- IP Cameras
- Security Cameras



Typical IP Security Camera Application

Document ID# 152263

Version 2

December 2015

Ordering Information

Device OPN	Package	Packing
ZL38AMBLDF1	64-pin QFN (9x9)	Tape & Reel
ZL38AMBLDG1	64-pin QFN (9x9)	Tray
ZL38AMBUGB2	56-ball WLCSP (3.1x3.1)	Tape & Reel

These packages meet RoHS 2 Directive 2011/65/EU of the European Council to minimize the environmental impact of electrical equipment.

Microsemi *AcuEdge* Technology Firmware

- Far Field Microphone Processing
- Microphone Beamforming
- Sound Location Estimation
- Audio Compressor/Limiter/Expander
- Wideband Acoustic Echo Cancellation (for up to 3 microphones)
- Full or Half duplex operation
- Supports long tail AEC (up to 256 ms)
- Howling detection/cancellation
 - Prevents oscillation in AEC audio path
- Non-linear echo cancellation provides higher tolerance for speaker distortions
- Advanced noise reduction reduces background noise from the near-end speech signal using Psychoacoustic techniques
- Provisions for stereo audio mixing and stereo music record and playback (sample rates of 48 kHz) with 16 kHz voice processing
- Various encoding/decoding options:
 - 16-bit 2's complement (linear)
 - G.711 A/μ law
 - G.722
- Send and receive path 8-band parametric equalizers
- Comfort noise generation
- 48 kHz bypass mode
- Configurable Cross Point Switch

Tools

- ZLK38000 Evaluation Kit
- *MiTuner*™ ZLS38508 and ZLS38508LITE GUI
- *MiTuner*™ ZLE38470BADA Automatic Tuning Kit

ZL38AMB Hardware Features

- DSP with Voice Hardware Accelerators
- Dual $\Delta\Sigma$ 16-bit digital-to-analog converters (DAC)
 - Sampling up to 48 kHz and internal output drivers
 - Headphone amps capable of 4 single-ended or 2 differential outputs
 - 32 mW output drive power into 16 ohms
 - Impulse pop/click protection
- 2 Digital Microphone inputs supporting up to 4 Microphones
- 2 TDM ports shared between PCM and Inter-IC Sound (I²S)
 - Each port can be a clock master or a slave
 - Each port supports delayed and non-delayed (GCI) timing and I²S normal and left justified modes
 - Each port provides sample rate conversion and synchronous TDM bus operation
- SPI or I²C Slave port for host processor interface
- General purpose UART port for debug
- Master SPI port for serial Flash interface
- Boots from SPI or Flash
 - Can run unattended (controllerless), self-booting into a configured operational state
 - Flash firmware can be updated from SPI Slave
- Crystal-less operation (with a valid TDM clock)
- 14 General Purpose Input/Output (GPIO) pins
- 2 low power modes controlled by reset
- Available in miniature Wafer Level Chip Scale Package

Performance

- AEC Tail Length: 256 ms
- AEC sampling rate: 16 kHz
- Single-Talk Weighted Terminal Coupling Loss (TCLw): > 60 dB
- Double-Talk TCLw: > 40 dB
- Double-Talk Attenuation: > 3 dB
- Noise reduction up to 30 dB

The *MiTuner*™ Automatic Tuning Kit and ZLS38508 MiTuner GUI

Microsemi's Automatic Tuning Kit option includes:

- Audio Interface Box hardware
- Microphone and Speaker
- ZLS38508 *MiTuner* GUI software
 - Allows tuning of Microsemi's *AcuEdge* Technology Audio Processor

The ZLS38508 software features:

- Auto Tuning and Subjective Tuning support
- Allows tuning of key parameters of the system design
- Provides visual representations of the audio paths with drop-down menus to program parameters, allowing:
 - Control of the audio routing configuration
 - Programming of key building blocks in the transmit (Tx) and receive (Rx) audio paths
 - Setting analog and digital gains
- Configuration parameters allow users to “fine tune” the overall performance




Device Block Diagram

The Microsemi *AcuEdge™* Technology Firmware offers a sophisticated audio compressor/limiter/expander (CLE) with adjustable attack and decay time. This feature along with Beamforming and advanced Noise Reduction allows for Far Field Microphone pick-up.

Beamforming can be performed with 2 or 3 microphones. The Beamformer uses the signals from multiple microphones to determine the direction of arrival of various sound sources. The beamformer accepts those sources that it determines are in the direction of interest and attenuates those that are deemed to be coming from other directions. By attenuating anything extraneous outside of the beam, the distance of microphone pick-up improves and interfering sounds are reduced. The Beamformer's beam width, steering angle, and out-of-beam attenuation are programmable.

The Microsemi *AcuEdge* Technology Firmware Sound Location feature reports the angle at which a sound arrives at the microphones. The Sound Locator can track an audio source with a +/-10 degree accuracy.


The majority of the signal processing (AEC, Equalization, Noise Reduction, Beamforming, CLE, etc.) runs in the Audio Processor Block at 16 kHz. Each of the audio inputs (Digital Mics, I²S/TDM) and outputs (DACs, I²S/TDM) can be routed amongst themselves or to the Audio Processor via a highly configurable Cross Point Switch.



ZL38AMB IP Camera Audio Processor

Typical Application Block Diagram


The Microsemi *AcuEdge™* Technology ZL38AMB is a hardware platform designed to support advanced features such as far field microphone, sound locator, beamforming, acoustic echo canceller and noise reduction with the Firmware pack for IP camera applications.



IP Camera HD Voice 2-way Audio Application

Evaluation Kit

The Evaluation Board is designed to aid and speed up the evaluation of the Microsemi *AcuEdge™* Technology ZL38AMB IP Camera Audio Processor with the Microsemi *AcuEdge* Technology Firmware. It provides a simple analog interface that can be connected to microphones and speakers in a plastic enclosure to allow for subjective testing of the Acoustic Echo Canceller. The miniature size allows for easy mounting in an existing plastic enclosure. Easy access to all analog and digital interfaces is provided.




Evaluation Board


The Evaluation Kit is a fully contained design consisting of the Evaluation Board with USB cable, headset with extension cable, and a speaker.


The Evaluation Board is controlled using the Microsemi *MiTuner™* GUI Software (ZLS38508). The *MiTuner* GUI Software can also be used with the optional Microsemi Audio Interface Box (AIB) Evaluation Kit (OPN ZLE38470BADA) to auto tune the Evaluation Board.

Device Pinout (64-Pin QFN) – Top View




Package Outline (64-Pin QFN)




Device Pinout (56-Ball WLCSP) – Top View



Staggered Balls (56-Ball WLCSP) – Bottom View



Package Outline (56-Ball WLCSP)



Symbol	Common Dimensions (mm)
Package :	WLCSP
Body Size:	3.05
Row/Column Pitch :	0.350
Bump pitch (X) :	0.200
Total Thickness :	0.550 +/- 0.055
Die Thickness :	0.350 Ref.
Bump Diameter (size) :	0.250
Stand Off :	0.170 ~ 0.230
Bump Width :	b 0.230 ~ 0.290
Package Edge Tolerance :	aaa 0.050
Die Flatness :	bbb 0.100
Coplanarity:	ccc 0.075
Bump Offset (package) :	ddd 0.150
Bump Offset (Ball) :	eee 0.050
Bump Count :	n 56
Edge Ball Center to Center :	E1 2.600
Center Plg To Adjacent Center Of Ball :	Y D1 2.450
	SE 0.100
	SD 0.175



Pin Descriptions

Table 1 - Reset Pin Description

QFN Pin #	WLCSP Ball	Name	Type	Description
15	D6	RESET	Input	Reset. When low the device is in its reset state and all tristate outputs will be in a high impedance state. This input must be high for normal device operation. A 10 K Ω pull-up resistor is required on this node to DVDD33 if this pin is not continuously driven.

Table 2 - DAC Pin Descriptions

QFN Pin #	WLCSP Ball	Name	Type	Description
6	–	DAC1_M	Output	DAC 1 Minus Output. This is the negative output signal of the differential amplifier of the DAC 1. <i>Not available on the WLCSP package.</i>
7	C7	DAC1_P	Output	DAC 1 Plus Output. This is the positive output signal of the differential amplifier of the DAC 1.
9	–	DAC2_M	Output	DAC 2 Minus Output. This is the negative output signal of the differential amplifier of the DAC 2. <i>Not available on the WLCSP package.</i>
8	D7	DAC2_P	Output	DAC 2 Plus Output. This is the positive output signal of the differential amplifier of the DAC 2.
12	F7	CDAC	Output	DAC Reference. This pin requires capacitive decoupling.
13	G7	CREF	Output	Common Mode Reference. This pin requires capacitive decoupling.

Table 3 - Microphone Pin Descriptions

QFN Pin #	WLCSP Ball	Name	Type	Description
18	H6	DMIC_CLK	Output	Digital Microphone Clock Output. Clock output for digital microphones and digital electret microphone pre-amplifier devices.
19	H3	DMIC_IN1	Input	Digital Microphone Input 1. Stereo or mono digital microphone input. <i>Tie to VSS if unused.</i>
20	H2	DMIC_IN2	Input	Digital Microphone Input 2. Stereo or mono digital microphone input. <i>Tie to VSS if unused.</i>

Table 4 - TDM and I²S Ports Pin Descriptions

The ZL38AMB device has two TDM interfaces, TDM-A and TDM-B. Each TDM block is capable of being a master or a slave. The ports can be configured for Pulse-Code Modulation (PCM) or Inter-IC Sound (I²S) operation. The ports conform to PCM, GCI, and I²S timing protocols.

QFN Pin #	WLCSP Ball	Name	Type	Description
29	E1	PCLKA/ I2S_SCKA	Input/ Output	<p>PCM Port A Clock (Input/Tristate Output). PCLKA is equal to the bit rate of signals DRA/DXA. In TDM master mode this clock is an output and in TDM slave mode this clock is an input.</p> <p>I²S Port A Serial Clock (Input/Tristate Output). This is the I²S port A bit clock. In I²S master mode this clock is an output and drives the bit clock input of the external slave device's peripheral converters. In I²S slave mode this clock is an input and is driven from a converter operating in master mode.</p> <p>After power-up, this signal defaults to be an input in I²S slave mode.</p> <p><i>A 100 KΩ pull-down resistor is required on this pin to VSS. If this pin is unused, tie the pin to VSS.</i></p> <p><i>When driving PCLKA/I2S_SCKA from a host, one of the following conditions must be satisfied:</i></p> <ol style="list-style-type: none"> 1. Host drives PCLKA low during reset, or 2. Host tri-states PCLKA during reset (the 100 KΩ resistor will keep PCLKA low), or 3. Host drives PCLKA at its normal frequency
30	F1	FSA/ I2S_WSA	Input/ Output	<p>CM Port A Frame Sync (Input/Tristate Output). This is the TDM frame alignment reference. This signal is an input for applications where the PCM bus is frame aligned to an external frame signal (slave mode). In master mode this signal is a frame pulse output.</p> <p>I²S Port A Word Select (Left/Right) (Input/Tristate Output). This is the I²S port A left or right word select. In I²S master mode word select is an output which drives the left/right input of the external slave device's peripheral converters. In I²S slave mode this pin is an input which is driven from a converter operating in master mode.</p> <p>After power-up, this signal defaults to be an input in I²S slave mode. <i>Tie this pin to VSS if unused.</i></p>
31	G1	DRA/ I2S_SDIA	Input	<p>PCM Port A Serial Data Stream Input. This serial data stream operates at PCLK data rates.</p> <p>I²S Port A Serial Data Input. This is the I²S port serial data input.</p> <p><i>Tie this pin to VSS if unused.</i></p>
32	H1	DXA/ I2S_SDOA	Output	<p>PCM Port A Serial Data Stream Output. This serial data stream operates at PCLK data rates.</p> <p>I²S Port A Serial Data Output. This is the I²S port serial data output.</p>

QFN Pin #	WLCSP Ball	Name	Type	Description
60	C4	PCLKB/ I2S_SCKB	Input/ Output	<p>PCM Port B Clock (Input/Tristate Output). PCLKB is equal to the bit rate of signals DRB/DXB. In TDM master mode this clock is an output and in TDM slave mode this clock is an input.</p> <p>I²S Port B Serial Clock (Input/Tristate Output). This is the I²S port B bit clock. In I²S master mode this clock is an output and drives the bit clock input of the external slave device's peripheral converters. In I²S slave mode this clock is an input and is driven from a converter operating in master mode.</p> <p>After power-up, this signal is an input in I²S slave mode. <i>Tie this pin to VSS if unused.</i></p>
61	D5	FSB/ I2S_WSB	Input/ Output	<p>PCM Port B Frame Sync (Input/Tristate Output). This is the TDM frame alignment reference. This signal is an input for applications where the PCM bus is frame aligned to an external frame signal (slave mode). In master mode this signal is a frame pulse output.</p> <p>I²S Port B Word Select (Left/Right) (Input/Tristate Output). This is the I²S port B left or right word select. In I²S master mode word select is an output which drives the left/right input of the external slave device's peripheral converters. In I²S slave mode this pin is an input which is driven from a converter operating in master mode.</p> <p>After power-up, this signal defaults to be an input in I²S slave mode. <i>Tie this pin to VSS if unused.</i></p>
62	C5	DRB/ I2S_SDIB	Input	<p>PCM Port B Serial Data Stream Input. This serial data stream operates at PCLK data rates.</p> <p>I²S Port B Serial Data Input. This is the I²S port serial data input.</p> <p><i>Tie this pin to VSS if unused.</i></p>
63	C6	DXB/ I2S_SDOB	Output	<p>PCM Port B Serial Data Stream Output. This serial data stream operates at PCLK data rates.</p> <p>I²S Port B Serial Data Output. This is the I²S port serial data output.</p>

Table 5 - HBI – SPI Slave Port Pin Descriptions

This port functions as a peripheral interface for an external controller, and supports access to the internal registers and memory of the device.

QFN Pin #	WLCSP Ball	Name	Type	Description
52	A1	HCLK	Input	HBI SPI Slave Port Clock Input. Clock input for the SPI Slave port. Maximum frequency = 25 MHz. This input should be tied to VSS in I ² C mode. <i>Tie this pin to VSS if unused.</i>
53	B1	$\overline{\text{HCS}}$	Input	HBI SPI Slave Chip Select Input. This active low chip select signal activates the SPI Slave port. HBI I²C Serial Clock Input. This pin functions as the I2C_SCLK input in I ² C mode. A pull-up resistor is required on this node for I ² C operation. <i>Tie this pin to VSS if unused.</i>
55	A2	HDIN	Input	HBI SPI Slave Port Data Input. Data input signal for the SPI Slave port. This input selects the slave address in I ² C mode. <i>Tie this pin to VSS if unused.</i>
56	A3	HDOUT	Input/Output	HBI SPI Slave Port Data Output (Tristate Output). Data output signal for the SPI Slave port. HBI I²C Serial Data (Input/Output). This pin functions as the I2C_SDA I/O in I ² C mode. A pull-up resistor is required on this node for I ² C operation.
57	C1	$\overline{\text{HINT}}$	Output	HBI Interrupt Output. This output can be configured as either CMOS or open drain by the host.

Table 6 - Master SPI Port Pin Descriptions

This port functions as the interface to an external Flash device used to optionally Auto Boot and load the device's firmware and configuration record from external Flash memory.

QFN Pin #	WLCSP Ball	Name	Type	Description
1	A5	SM_CLK	Output	Master SPI Port Clock (Tristate Output). Clock output for the Master SPI port. Maximum frequency = 8 MHz.
2	A6	SM_MISO	Input	Master SPI Port Data Input. Data input signal for the Master SPI port.
3	A7	SM_MOSI	Output	Master SPI Port Data Output (Tristate Output). Data output signal for the Master SPI port.
64	A4	GPIO_9/ SM_CS	Input/Output	Master SPI Port Chip Select (Input Internal Pull-Up/Tristate Output). Chip select output for the Master SPI port. Shared with GPIO_9.

Table 7 - UART Pin Descriptions

The ZL38AMB device incorporates a two-wire UART (Universal Asynchronous Receiver Transmitter) interface with a fixed 115.2K baud transfer rate, 8 data bits, 1 stop and no parity. The UART port can be used as a debug tool and is used for tuning purposes.

QFN Pin #	WLCSP Ball	Name	Type	Description
50	B2	UART_RX	Input	UART (Input). Receive serial data in. This port functions as a peripheral interface for an external controller and supports access to the internal registers and memory of the device.
49	C2	UART_TX	Output	UART (Tristate Output). Transmit serial data out. This port functions as a peripheral interface for an external controller and supports access to the internal registers and memory of the device.

Table 8 - GPIO Pin Descriptions

GPIO ports can be used for interrupt and event reporting, fixed function control, bootstrap options, as well as being used for general purpose I/O for communication and controlling external devices.

QFN Pin #	WLCSP Ball	Name	Type	Description
33, 34, 36	F4, E4, F3	GPIO_[0:2]	Input/Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). These pins can be configured as an input or output and are intended for low-frequency signalling.
37, 38, 39, 40, 41, 43	F2, -, F6, E5, E2, D3	GPIO_[3:8]	Input/Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). These pins can be configured as an input or output and are intended for low-frequency signalling. <i>GPIO_4 is not available on the WLCSP package.</i>
64	A4	GPIO_9/ SM_CS	Input/Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). This pin can be configured as an input or output and is intended for low-frequency signalling. Alternate functionality with SM_CS.
44, 45, 47, 48	E3, C3, -, -	GPIO_[10:13]	Input/Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). These pins can be configured as an input or output and are intended for low-frequency signalling. <i>GPIO_12 and GPIO_13 are not available on the WLCSP package.</i>

Table 9 - Oscillator Pin Descriptions

These pins are connected to a 12.000 MHz crystal or clock oscillator which drives the device's internal PLL. Alternatively, PCLKA can be used as the internal clock source.

QFN Pin #	WLCSP Ball	Name	Type	Description
22	H7	XI	Input	Crystal Oscillator Input.
23	F5	XO	Output	Crystal Oscillator Output.

Table 10 - Supply and Ground Pin Descriptions

QFN Pin #	WLCSP Ball	Name	Type	Description
17	–	EXT_SEL	Input	VDD +1.2 V Select. Select external +1.2 V supply. Tie to DVDD33 if the +1.2 V supply is to be provided externally. Tie to VSS (0 V) if the +1.2 V supply is to be generated internally. <i>Not available on the WLCSP package.</i>
16	–	VDD12_CTRL	Output	VDD +1.2 V Control. Analog control line for the voltage regulator external FET when EXT_SEL is tied to VSS. When EXT_SEL is tied to DVDD33, the VDD12_CTRL pin becomes a CMOS output which can drive the shutdown input of an external LDO. <i>Not available on the WLCSP package.</i>
4, 14, 24, 42, 58	B5, D1, G5, G6	DVDD12	Power	Core Supply. Connect to a +1.2 V $\pm 5\%$ supply. <i>Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.</i>
5, 21, 35, 46, 51, 59	B3, B7, G3	DVDD33	Power	Digital Supply. Connect to a +3.3 V $\pm 5\%$ supply. <i>Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.</i>
28	–	DVDD33_XTAL	Power	Crystal Digital Supply. For designs using a crystal or external oscillator, this pin must be connected to a +3.3 V supply source capable of delivering 10 mA. For designs that do not use a crystal or external oscillator this pin can be tied to VSS in order to save power. <i>Not available on the WLCSP package.</i>
10, 11	E7	AVDD33	Power	Analog Supply. Connect to a +3.3 V $\pm 5\%$ supply. <i>Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.</i>
54	B4, B6, D2, D4, E6, G2	VSS	Ground	Ground. Connect to digital ground plane.
	–	Exposed Ground Pad	Ground	Exposed Pad Substrate Connection. Connect to VSS. This pad is at ground potential and must be soldered to the printed circuit board and connected via multiple vias to a heatsink area on the bottom of the board and to the internal ground plane. <i>Not available on the WLCSP package.</i>

Table 11 - No Connect Pin Description

QFN Pin #	WLCSP Ball	Name	Type	Description
25, 26, 27	G4, H4, H5	NC		No Connection. These pins are to be left unconnected, do not use as a tie point.