

## **Description**

ZSC31050 is a CMOS integrated circuit for highly accurate amplification and sensor-specific correction of bridge sensor and temperature sensor signals. The device provides digital compensation of sensor offset, sensitivity, temperature drift, and nonlinearity via a 16-bit RISC microcontroller running a polynomial correction algorithm.

The ZSC31050 accommodates virtually any bridge sensor type (e.g., piezo-resistive, ceramic thick-film, or steel membrane based). In addition, it can interface to a separate temperature sensor. The bi-directional digital interfaces (I²C, SPI, and ZACwire™) can be used for a simple PC-controlled one-pass calibration procedure to program a set of calibration coefficients into an on-chip EEPROM. A specific sensor and a ZSC31050 can be mated digitally: fast, precise, and without the cost overhead associated with trimming by external devices or laser. The ZACwire™ interface enables an end-of-line calibration of the sensor module.

Typical applications for the ZSC31050 include industrial, medical, and consumer products. It is specifically engineered for most resistive bridge sensors; e.g., sensors for measuring pressure, force, torque, acceleration, angle, position, and revolution.

## **Benefits**

- No external trimming components required
- PC-controlled configuration and calibration via digital bus interface – simple, low cost
- High accuracy (±0.1% FSO @ –25 to 85°C;
   ±0.25% FSO @ –40 to 125°C) \*

# **Available Support**

- Evaluation kit available
- Support for industrial mass calibration available
- Quick circuit customization possible for large production volumes


#### **Features**

- Digital compensation of sensor offset, sensitivity, temperature drift, and nonlinearity
- Accommodates nearly all resistive bridge sensor types (signal spans from 1mV/V up to 275mV/V)
- Digital one-pass calibration: quick and precise
- Selectable compensation temperature source: bridge, thermistor, or internal or external diode
- Output options: voltage (0 to 5V), current (4 to 20mA), PWM, I<sup>2</sup>C, SPI, ZACwire™ (one-wire interface), alarm
- Adjustable output resolution (up to 15 bits) versus sampling rate (up to 3.9kHz)
- Current consumption: 2.5mA (typical)
- Selectable bridge excitation: ratiometric voltage, constant voltage, or constant current
- Input channel for separate temperature sensor
- Sensor connection and common mode check (sensor aging detection)
- AEC-Q100 qualification (temperature grade 0)

## **Physical Characteristics**

- Operation temperature -40°C to +125°C (-40°C to +150°C de-rated, depending on product version)
- Supply voltage: 2.7V to 5.5V; with external JFET: 5V to 48 V
- Available in 16-SSOP package or as die


# **Basic Circuit Diagram**



<sup>\*</sup> Digital output signal.



# **Block Diagram**



**Typical Applications:** 

## **Consumer Goods**

- Weight scales
- Flow meters
- Strain gauges
- Load meters
- HVAC

## **Industrial Applications**

- 4-20mA transmitters
- Intelligent sensor networks
- Process automation
- Factory automation

## **Portable Devices**

- Altimeters
- Blood pressure monitors

#### **Automotive Sensors** \*

- Oil pressure
- Temperature sensing
- Strain gauges
- \* AEC-Q100 qualified



# **Contents**

1.	Elect	trical Cha	aracteristics	5				
	1.1	Absolu	ıte Maximum Ratings	5				
	1.2							
	1.3	3 Inherent Characteristics						
		1.3.1	Cycle Rate versus ADC Resolution	8				
		1.3.2	PWM Frequency	8				
	1.4	Electri	cal Parameters	9				
		1.4.1	Supply/Regulation	9				
		1.4.2	Analog Front End	9				
		1.4.3	DAC and Analog Output (OUT Pin)	9				
		1.4.4	PWM Output (OUT Pin, IO1 Pin)	9				
		1.4.5	Temperature Sensors (IR_TEMP Pin)	9				
		1.4.6	Digital Outputs (IO1, IO2, OUT Pins in Digital Mode)	10				
		1.4.7	System Response	10				
	1.5	Interfa	ce Characteristics	11				
		1.5.1	Multiport Serial Interfaces (I2C, SPI)	11				
		1.5.2	One-Wire Serial Interface (ZACwire™)	11				
2.	Circu	uit Descri	iption	12				
	2.1	Signal	Flow	12				
	2.2	Applica	ation Modes	13				
	2.3	Analog Front-End (AFE)						
		2.3.1	Programmable Gain Amplifier (PGA)	14				
		2.3.2	Extended Zero Point Compensation (XZC)	14				
		2.3.3	Measurement Cycle Performed by Multiplexer	16				
		2.3.4	Analog-to-Digital Converter	16				
	2.4	Systen	n Control	18				
	2.5	Output	t Stage	18				
		2.5.1	Analog Output	20				
		2.5.2	Comparator Module (ALARM Output)	20				
		2.5.3	Serial Digital Interface	20				
	2.6	Voltage	e Regulator	21				
	2.7	Watch	dog and Error Detection	21				
3.	Appli	ication C	ircuit Examples	22				
4.	ESD	/Latch-U	p-Protection	23				
5.	Pin C	Configura	ation and Package	24				
6.	Relia	ability		25				
7.	Cust	omizatio	n	25				
8.	Orde	ring Info	rmation	26				
9.		•	uments					



10.	Glossary	27
	Revision History	
Lis	st of Figures	
Figur	re 1. Block Diagram of the ZSC31050	12
Figur	re 2. Measurement Cycle ZSC31050	16
Figur	re 3. Application Example 1	22
Figur	re 4. Application Example 2	22
Figur	re 5. Application Example 3	22
Figur	re 6. Application Example 4	22
	re 7. Application Example 5	
Figur	re 8. Pin Configuration	25
Lis	st of Tables	
Table	e 1. Adjustable Gains, Resulting Sensor Signal Spans, and Common Mode Ranges	14
Table		
Table	e 6. Pin Configuration	24

## 1. Electrical Characteristics

## 1.1 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. The ZSC31050 might not function or be operable above the recommended operating conditions. Stresses exceeding the absolute maximum ratings might also damage the device. In addition, extended exposure to stresses above the recommended operating conditions might affect device reliability. Renesas does not recommend designing to the "Absolute Maximum Ratings."

No.	Parameter	Symbol	Conditions	Min	Max	Unit
1.1.1	Digital supply voltage	VDD <sub>MAX</sub>	To VSS	-0.3	6.5	V DC
1.1.2	Analog supply voltage	VDDA <sub>MAX</sub>	To VSS	-0.3	6.5	V DC
1.1.3	Voltage at all analog and digital I/O pins except FBP, SDA, SCL (see 1.1.4, 1.1.5, and 1.1.6)	Va_l/o, V <sub>D_l</sub> /o		-0.3	VDDA+0.3	V DC
1.1.4	Voltage at FBP pin	V <sub>FBP_MAX</sub>	4mA to 20mA – Interface	-1.2	VDDA+0.3	V DC
1.1.5	Voltage at SDA pin	V <sub>SDA_MAX</sub>	I <sup>2</sup> C mode only	-0.3	5.5	V DC
1.1.6	Voltage at SCL pin	V <sub>SCL_MAX</sub>	I <sup>2</sup> C mode only	-0.3	5.5	V DC
1.1.7	Storage temperature	Tstg		-45	150	°C

## 1.2 Operating Conditions

Unless otherwise noted, voltages are relative to VSS and analog-to-digital conversion =  $2^{nd}$  order, resolution = 13 bits, gain  $\geq 210$ ,  $f_{olk} \leq 2.25 MHz$ .

For specifications marked with an asterisk (\*), there is no measurement in mass production—the parameter is guaranteed by design and/or quality observations.

Note: See important notes at the end of the table.

No.	Parameter	Symbol	Conditions	Min	Typical	Max	Unit
	1.2.1.1 TQE ambient temperature range for part numbers ZSC31050x <b>E</b> xx	T <sub>AMB_TQE</sub>	Operation life time < 1000h @ 125°C to 150°C	-40		150	°C
1.2.1	1.2.1.2 TQA ambient temperature range for part numbers ZSC31050x <b>A</b> xx	T <sub>AMB_TQA</sub>		-40		125	°C
	1.2.1.3 TQI ambient temperature range for part numbers ZSC31050xIxx	T <sub>AMB_TQI</sub>		-25		85	°C
1.2.2	Ambient temperature EEPROM programming	T <sub>AMB_EEP</sub>		-25		85	O°
1.2.3	EEPROM programming cycles					100	
1.2.4	Data retention (EEPROM)		Average temp. < 85°C	15			years



No.	Parameter	Symbol	Conditions	Min	Typical	Max	Unit
1.2.5	Analog supply voltage	VDDA	Ratiometric mode	2.7		5.5	V DC
1.2.6	Analog supply voltage advanced performance	VDDA <sub>ADV</sub>	Ratiometric mode	4.5		5.5	V DC
1.2.7	Digital supply voltage	VDD	Externally powered			1.05	VDDA
				2.7			V DC
1.2.8	External supply voltage	V <sub>SUPP</sub>	Voltage Regulator Mode with external JFET <sup>[a]</sup>	VDDA + 2V			V DC
1.2.9	Common mode input range <sup>[b]</sup>	V <sub>IN_CM</sub>	Depends on gain adjust; refer to section 2.3.1	0.21		0.76	V <sub>ADC_REF</sub>
1.2.10	Input voltage FBP pin	$V_{IN\_FBP}$		-1		VDDA	V DC
1.2.11	Sensor bridge resistance [c]	R <sub>BR</sub>		3.0		25.0	kΩ
	(over full temperature range)	R <sub>BR_CL</sub>	Current loop interface, 4 to 20mA	5.0		25.0	kΩ
1.2.12	Reference resistor for bridge current source *	R <sub>BR_REF</sub>	Bridge current IBR = VDDA / (16·RBR_REF)	0.07			$R_{BR}$
1.2.13	Stabilization capacitor *	CVDDA	External capacitor between VDDA and VSS	50	100	470	nF
1.2.14	VDD stabilization capacitor*, [d]	$C_{VDD}$	Between VDD and VSS, external	0	100	470	nF
1.2.15	Maximum load capacitance allowed at OUT [e]	C <sub>L_</sub> OUT	Output Voltage Mode			50	nF
1.2.16	Minimum load resistance allowed	R <sub>L_</sub> out	Output Voltage Mode	2			kΩ
1.2.17	Maximum load capacitance allowed at VGATE	C <sub>L_</sub> VGATE	Total capacitance relative to all potentials			10	nF

<sup>[</sup>a] Maximum depends on the breakdown voltage of the external JFET; refer to the application recommendations in the ZSC31050 Application Note—0-10V Output.

 $<sup>\</sup>begin{tabular}{ll} [b] & V_{ADC\_REF} : reference voltage of the analog-to-digital converter (VBR or VDDA). \end{tabular}$ 

<sup>[</sup>c] No minimum limitation with an external connection between VDDA and VBR.

<sup>[</sup>d] Lower stabilization capacitors can increase noise level at the output.

<sup>[</sup>e] If the maximum is used, take into consideration the special requirements of the ZACwire™ interface stated in the ZSC31050 Functional Description, section 4.3.



#### 1.3 Inherent Characteristics

For specifications marked with an asterisk (\*), there is no measurement in mass production—the parameter is guaranteed by design and/or quality observations.

No.	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
1.3.1	Selectable input span, bridge sensor measurement	V <sub>IN_SP</sub>	Refer to section 2.3.1.	2		280	mV/V
1.3.2	Analog offset comp range			-20		20	Counts
	(6 bit setting)		Maximum bias current [a]	-25		25	Counts
1.3.3	Analog-to-digital conversion (ADC) resolution	radc	3-bit setting [b]	9		15	Bits
1.3.4	ADC input range	Range		10		90	%VDDA
1.3.5	Digital-to-analog conversion (DAC) resolution	r <sub>DAC</sub>	At analog output		11		Bits
1.3.6	PWM resolution	ГРWМ		9		12	Bits
1.3.7	Bias current for external temperature diodes	I <sub>TS</sub>		8	18	40	μА
1.3.8	Sensitivity internal temperature diode [c]	ST <sub>T_SI</sub>	Raw values without conditioning	2800	3200	3600	ppm FS/K
1.3.9	Clock frequency*	f <sub>CLK</sub>	Guaranteed adjustment range	1	2	4	MHz

<sup>[</sup>a] Set configuration word ADJREF:BCUR (bits 4-6) to 111 (for details, see the ZSC31050 Functional Description).

<sup>[</sup>b] 15-bit resolution is not applicable for 1st order ADC and not recommended for sensors with high nonlinearity behavior.

<sup>[</sup>c] FS = Full scale.



## 1.3.1 Cycle Rate versus ADC Resolution

The following specifications are guaranteed by design and/or quality observations.

**Important note:** Combining first-order configuration of the ADC with 15-bit resolution is not allowed.

40001	Resolution	Conversion Cycle fcyc
ADC Order (O <sub>ADC</sub> )	radc	fclk=2MHz
(OADC)	[Bit]	[Hz]
	9	1302
	10	781
1	11	434
I	12	230
	13	115
	14	59
	11	3906
	12	3906
2	13	1953
	14	1953
	15	977

#### 1.3.2 PWM Frequency

The following specifications are not measured in mass production; they are guaranteed by design and/or quality observations.

PWM	PWM Frequency in Hz at 2MHz Clock [a]							
Resolution		Clock Divider						
r <sub>PWM</sub> [Bit]	1	0.5	0.25	0.125				
9	3906	1953	977	488				
10	1953	977	488	244				
11	977	488	244	122				
12	488	244	122	61				
[a] Internal RC oscillator: coarse adjustment to 1MHz, 2MHz, and 4MHz, fine-tuning (-20 to +15)%; external clock is also possible.								



## 1.4 Electrical Parameters

Unless otherwise noted, voltages are relative to VSS and analog-to-digital conversion =  $2^{nd}$  order, resolution = 13 bits, gain  $\geq$ 210,  $f_{clk}\leq$ 2.25MHz.

Note: See important notes at the end of the table.

No.	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
1.4.1	Supply/Regulation						
1.4.1.1	Supply current	I <sub>SUPP</sub>	Without bridge and load current, bias adjustment $\leq$ 4, fcLK $\leq$ 2.4MHz		2.5	4	mA
1.4.1.2	Supply current for current loop	Isupp_cl	Without bridge current, $f_{\text{CLK}} \leq 1.2 \text{MHz}, \\ \text{bias}  ^{\text{[a]}}  \text{adjustment} \leq 1$		2.0	2.75	mA
1.4.1.3	Temperature coefficient voltage reference *	TCREF		-200	±50	200	ppm/K
1.4.2	Analog Front End						
1.4.2.1	Parasitic differential input offset current *	I <sub>IN_OFF</sub>	Temperature range = T <sub>AMB_TQI</sub> (-40 to 85°C)	-2 to -10		2 to 10	nA
1.4.3	DAC and Analog Output (OUT	Pin)					
1.4.3.1	Output signal range [b]	V <sub>OUT_SR</sub>	Voltage Mode, $R_{LOAD} > 2K\Omega$ VDDA <sub>ADV</sub> Temperature range = $T_{AMB\_TQI}$	0.025		0.975	VDDA
1.4.3.2	Output DNL	DNL <sub>OUT</sub>	VDDA <sub>ADV</sub> Temperature range = T <sub>AMB_TQI</sub>			0.95	LSB
1.4.3.3	Output INL [0]	INLout				4	LSB
1.4.3.4	Output slew rate *	SR <sub>OUT</sub>	Voltage Mode Load capacitance < 20nF Using conditions of 1.4.3.1	0.1			V/µs
1.4.3.5	Short circuit current *	I <sub>OUT_max</sub>		5	10	20	mA
1.4.3.6	Addressable output signal range *	Vout_adr	2048 steps	0		1	VDDA
1.4.4	PWM Output (OUT Pin, IO1 Pi	n)					
1.4.4.1	PWM high voltage	V <sub>PWM_H</sub>	Load resistance > 10kΩ	0.9			VDDA
1.4.4.2	PWM low voltage	V <sub>PWM_L</sub>	Load resistance > 10kΩ			0.1	VDDA
1.4.4.3	PWM output slew rate *	SR <sub>PWM</sub>	Load capacitance < 1nF	15			V/μs
1.4.5	Temperature Sensors (IR_TEI	MP Pin)					
1.4.5.1	Sensitivity external diode / resistor measurement	ST <sub>TS_E</sub>	At radc = 13 bits	75		210	μV/LSB



No.	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
1.4.6	Digital Outputs (IO1, IO2, OU	T Pins in Digita	al Mode)				
1.4.6.1	Output high level	V <sub>DOUT_H</sub>	Load resistance > 1 kΩ	0.9			VDDA
1.4.6.2	Output low level	$V_{DOUT\_L}$	Load resistance > 1 kΩ			0.1	VDDA
1.4.6.3	Output current *	I <sub>DOUT</sub>		4			mA
1.4.7	System Response						
1.4.7.1	Startup time [d]	tsта	Power-on to 1st measurement result at output	2		5	ms
1.4.7.2	Response time *	tresp	66% change in input signal; refer to Table 3 for fcon	1.66	2.66	3.66	1/fcon
1.4.7.3	Overall accuracy (deviation from ideal line including INL, gain, and	АСоит	Tamb_tqi (-25 to 85 °C) & VDDAadv			0.10	%
			Tamb_tqa (-40 to 125 °C) & VDDAadv			0.25	%
	offset errors) *,[e]		TAMB_TQE (-40 to 150 °C) & VDDAADV			0.50	%
1.4.7.4	Analog output noise: peak-to-peak *	Vnoise, pp	Shorted inputs, gain ≤ 210 bandwidth ≤ 10kHz			10	mV
1.4.7.5	Analog output noise: RMS *	V <sub>NOISE</sub> , RMS	Shorted inputs, gain ≤ 210 bandwidth ≤ 10kHz			3	mV
1.4.7.6	Ratiometricity error	RE <sub>OUT_5V</sub>	±5% respectively 1000ppm ±10% (5V)			500	ppm
		RE <sub>OUT_3V</sub>	±5% respectively 200ppm ±10% (3V)			1000	ppm

<sup>[</sup>a] Recommended bias adjustment  $\leq$  4; note the application recommendations and power consumption adjustment constraints given in the ZSC31050 Application Note—Current Loop.

<sup>[</sup>b] De-rated performance in lower part of supply voltage range (2.7 to 3.3V): 2.5 to 5 %VDDA and 95 to 97.5%VDDA.

<sup>[</sup>c] Output linearity and accuracy can be enhanced by an additional analog output stage calibration.

<sup>[</sup>d] OWI, start window disabled (depending on resolution and configuration, start routine begins approximately 0.8ms after power-on).

<sup>[</sup>e] Accuracy better than 0.5% requires offset and gain calibration for the analog output stage; parameter only for ratiometric output. The current loop application is verified and validated for 5V operation only and external supply > 7V (upper limit is dependent on the external components used). Accuracy and temperature range should be validated based on the schematic design used. Refer to the ZSC31050 Application Note—Current Loop for more information.

<sup>\*</sup> For specifications marked with an asterisk (\*), there is no measurement in mass production—the parameter is guaranteed by design and/or quality observations.



## 1.5 Interface Characteristics

Iltiport Serial Interfaces (I <sup>2</sup> C	, SPI)					
Input high level [a]						
	VI2C_IN_H		0.7		1	VDDA
			-		5.5	V DC
Input low level	V <sub>I2C_IN_L</sub>		0		0.3	VDDA
Output low level	V <sub>I2C_OUT_L</sub>				0.1	VDDA
Load capacitance at the SDA pin	Csda				400	pF
Clock frequency at the SCL pin [b]	fscL	fcLK ≥ 2MHz			400	kHz
Pull-up resistor	R <sub>I2C_PU</sub>		500			Ω
Input capacitance (each pin)	C <sub>I2C_IN</sub>	Also valid for SPI.			10	pF
ne-Wire Serial Interface (ZA	Cwire™)					
OWI start window	towl_start			20		ms
Pull-up resistance master	R <sub>OWI_PU</sub>		330			Ω
OWI load capacitance	Cowi_load	20μs < towi_BiT < 100μs			0.08	t <sub>OWI_BIT</sub> / R <sub>OWI_PU</sub>
Voltage level low	V <sub>OWI_L</sub>				0.2	VDDA
Voltage level high	V <sub>OWI_H</sub>		0.75			VDDA
	Output low level  Load capacitance at the SDA pin  Clock frequency at the SCL pin [b]  Pull-up resistor  Input capacitance (each pin)  e-Wire Serial Interface (ZACOWI start window)  Pull-up resistance master  OWI load capacitance  Voltage level low  Voltage level high	Output low level  Vi2C_OUT_L  Load capacitance at the SDA pin  Clock frequency at the SCL pin [b]  Pull-up resistor  Input capacitance (each pin)  e-Wire Serial Interface (ZACwire™)  OWI start window  Pull-up resistance master  OWI load capacitance  Cowi_LOAD  Voltage level low  Vowi_L  Voltage level high	Output low level $V_{12C\_OUT\_L}$ Load capacitance at the SDA pin  Clock frequency at the SCL pin [b]  Pull-up resistor $R_{12C\_PU}$ Input capacitance (each pin)  e-Wire Serial Interface (ZACwire <sup>TM</sup> )  OWI start window $tow_{L}$ start  Pull-up resistance master $R_{OWL\_PU}$ OWI load capacitance $Cow_{LOAD}$ OWI load capacitance $Cow_{LOAD}$ Vow_L	Output low level       Vi2c_OUT_L         Load capacitance at the SDA pin       CSDA         Clock frequency at the SCL pin [b]       fscL         Full-up resistor       Ri2c_PU         Input capacitance (each pin)       Ci2c_IN         Also valid for SPI.         e-Wire Serial Interface (ZACwire™)         OWI start window       towLstart         Pull-up resistance master       RowLPU         OWI load capacitance       CowLDAD         20μs < towLBIT < 100μs	Output low level V <sub>12C_OUT_L</sub> Load capacitance at the SDA pin CsdA   Clock frequency at the SCL pin [b] fscL   Pull-up resistor R <sub>12C_PU</sub> Input capacitance (each pin) C12C_IN   Also valid for SPI.   e-Wire Serial Interface (ZACwire™)   OWI start window towL_start   Pull-up resistance master RowL_PU   OWI load capacitance CowLLOAD   20µs < towL_BIT < 100µs	Input low level $V_{I2C\_IN\_L}$ 0     0.3       Output low level $V_{I2C\_OUT\_L}$ 0.1       Load capacitance at the SDA pin     CsdA     400       Clock frequency at the SCL pin [b]     fscL     fclk ≥ 2MHz     400       Pull-up resistor     R <sub>I2C\_PU</sub> 500     10       Input capacitance (each pin)     Ci2C_IN     Also valid for SPI.     10       e-Wire Serial Interface (ZACwire™)     20       Pull-up resistance master     R <sub>OWI_PU</sub> 330       OWI load capacitance     Cow_Load     20 μs < tow_LBIT < 100 μs

<sup>[</sup>a] The maximum value in V DC is independent from VDDA in I<sup>2</sup>C Mode.

<sup>[</sup>b] Internal clock frequency fclk must be at least 5 times higher than the communication clock frequency.



# 2. Circuit Description


Note: This data sheet provides specifications and a general overview of ZSC31050 operation. For details of operation, including configuration settings and related EEPROM registers, refer to the ZSC31050 Functional Description.

## 2.1 Signal Flow

The ZSC31050's signal path includes both analog (shown in pink in Figure 1) and digital (blue) sections. The analog path is differential; i.e., the differential bridge sensor signal is handled internally via two signal lines that are symmetrical around a common mode potential (analog ground = VDDA/2), which improves noise rejection.

Therefore it is possible to amplify positive and negative input signals, which are located in the common mode range of the signal input.

Figure 1. Block Diagram of the ZSC31050



PGA	Programmable Gain Amplifier
MUX	Multiplexer
ADC	Analog-to-Digital Converter
CMC	Calibration Microcontroller
DAC	Digital-to-Analog Converter
FIO1	Flexible I/O 1: Analog Out (voltage/current), PWM2, ZACwire™ (one-wire-interface)
FIO2	Flexible I/O 2: PWM1, SPI Data Out, SPI Slave Select, Alarm1, Alarm2
SIF	Serial interface: I <sup>2</sup> C Data I/O, SPI Data In, Clock
PCOMP	Programmable Comparator
EEPROM	Nonvolatile Memory for Calibration Parameters and Configuration
TS	On-Chip Temperature Sensor (pn-junction)
ROM	Memory for Correction Formula and Algorithm
PWM	PWM Module

The differential signal from the bridge sensor is pre-amplified by the programmable gain amplifier (PGA). The multiplexer (MUX) transmits the signals from the bridge sensor, external diode, or separate temperature sensor to the ADC in a specific sequence (the internal pn-junction (TS) can be used instead of the external temperature diode). Next, the ADC converts these signals into digital values.



The digital signal correction takes place in the calibration microcontroller (CMC). It is based on a special correction formula located in the ROM and sensor-specific coefficients (stored in the EEPROM during calibration). Depending on the programmed output configuration, the corrected sensor signal is output as an analog value, a PWM signal, or a digital value in the format of SPI, I²C, or ZACwire™. The output signal is provided at two flexible I/O modules (FIO) and at the serial interface (SIF). The configuration data and the correction parameters can be programmed into the EEPROM via the digital interfaces.

The modular circuit concept used in the design of the ZSC31050 allows fast customization of the IC for high-volume applications if needed. Circuit blocks and functions can be added or removed, which can reduce the die size (see section 7 for more details).

## 2.2 Application Modes

For each application, a configuration set must be established (generally prior to calibration) by programming the on-chip EEPROM regarding to the following modes:

#### Sensor channel

- Sensor mode: ratiometric voltage or current supply mode.
- Input range: the gain of the analog front end must be chosen with respect to the maximum sensor signal span, which also requires
  adjusting the zero point of the ADC.
- Additional offset compensation, the Extended Zero-Point Compensation (XZC), must be enabled if required; e.g., if the sensor offset voltage is close to or larger than the sensor span.
- Resolution/response time: The ADC must be configured for resolution and conversion settings (1st or 2nd order). These settings
  influence the sampling rate, signal integration time, and, as a result, the noise immunity.
- Polarity of the sensor bridge inputs: this allows inverting the sensor bridge inputs

#### Analog output

- Choice of output type (voltage value, current loop, or PWM) for output register 1.
- Optional additional output register 2: PWM via IO1 pin or alarm out module via IO1 or IO2 pin.
- Digital communication: The protocol and its parameters must be selected.

#### Temperature

- The temperature sensor type for the temperature correction must be chosen (only main channel (T1) is usable for correction).
- Optional: a secondary temperature sensor (T2) can be chosen as a second sensor output.
- Supply voltage: For non-ratiometric output, the voltage regulation must be configured.

**Note:** Not all possible combinations of settings are allowed (see section 2.5).

The calibration procedure must include establishing the coefficients for calibration calculation and the following steps depending on configuration:

- Adjustment of the extended offset compensation
- Zero compensation of temperature measurement
- Adjustment of the bridge current
- Settings for the reference voltage if using the reference voltage
- Settings for the thresholds and delays for the alarms if using the alarms

### 2.3 Analog Front-End (AFE)

The analog front-end consists of the programmable gain amplifier (PGA), the multiplexer (MUX), and the analog-to-digital converter (ADC).

#### 2.3.1 Programmable Gain Amplifier (PGA)

The following tables show the adjustable gains, the sensor signal spans that can be processed, and the common mode range allowed.

Table 1. Adjustable Gains, Resulting Sensor Signal Spans, and Common Mode Ranges

No.	PGA Gain a <sub>IN</sub>	Gain Amp1	Gain Amp2	Gain Amp3	Max. Span V <sub>IN_SP</sub> in mV/V	Input Range V <sub>IN_CM</sub> in % VDDA‡
1	420	30	7	2	2	43 to 57
2	280	30	4.66	2	3	40 to 59
3	210	15	7	2	4	43 to 57
4	140	15	4.66	2	6	40 to 59
5	105	15	3.5	2	8	38 to 62
6	70	7.5	4.66	2	12	40 to 59
7	52.5	7.5	3.5	2	16	38 to 62
8	35	3.75	4.66	2	24	40 to 59
9	26.3	3.75	3.5	2	32	38 to 62
10	14	1	7	2	50	43 to 57
11	9.3	1	4.66	2	80	40 to 59
12	7	1	3.5	2	100	38 to 62
13	2.8	1	1.4	2	280	21 to 76

#### 2.3.2 Extended Zero Point Compensation (XZC)

The ZSC31050 supports two methods of sensor offset cancellation (zero shift):

- Digital offset correction
- XZC an analog cancellation for large offset values (up to approximately 300% of span)

The digital sensor offset correction is processed at the digital signal correction/conditioning by the CMC. The XZC analog sensor offset precompensation is needed for compensation of large offset values, which would overdrive the analog signal path due to uncompensated amplification. For analog sensor offset pre-compensation, a compensation voltage is added in the analog pre-gaining signal path (coarse offset removal). The analog offset compensation in the AFE can be adjusted by six EEPROM bits as described in the ZSC31050 Functional Description. It allows an analog zero-point shift of up to 300% of the segment of the signal span that can be processed.

January 14, 2022

<sup>‡</sup> Bridge in voltage mode; refer to the ZSC31050 Functional Description for the usable input signal / common mode range at the bridge in current mode.



The zero-point shift Zxzc is calculated by equation (1):

$$\frac{V_{xzc}}{VDD_{BR}} = \frac{k \cdot Z_{xzc}}{20 \cdot a_{IN}} \tag{1}$$

Where

V<sub>XZC</sub> = Extended zero compensation voltage

 $VDD_{BR}$  = Bridge voltage k = Calculation factor

a<sub>IN</sub> = Input gain

Table 2. Extended Zero Point Compensation (XZC) Range

PGA Gain a <sub>IN</sub>	Max. Span V <sub>IN_SP</sub> (mV/V)	Calculation Factor k	Offset Shift per Step (% Full Span)	Approx. Maximum Offset Shift (mV/V)	Approx. Maximum Shift (% V <sub>IN_SP</sub> ) (@ ± 20 Steps)
420	2	3.0	15%	+/- 7	330
280	3	1.833	9%	+/- 6	200
210	4	3.0	15%	+/- 14	330
140	6	1.833	9%	+/- 12	200
105	8	1.25	6%	+/- 12	140
70	12	1.833	9%	+/- 24	200
52.5	16	1.25	6%	+/- 22	140
35	24	1.833	9%	+/-48	200
26.3	32	1.25	6%	+/- 45	140
14	50	3.0	15%	+/- 180	330
9.3	80	1.833	9%	+/- 160	200
7	100	1.25	6%	+/- 140	140
2.8	280	0.2	1%	+/- 60	22

Note: Zxzc can be adjusted in the range of –31 to 31; however, parameters are guaranteed only for -20 to 20.



#### 2.3.3 Measurement Cycle Performed by Multiplexer

Depending on EEPROM settings, the multiplexer selects the following inputs in a set sequence as shown in Figure 2.

Refer to the ZSC31050 Functional Description for EEPROM details.

- Internal offset of the input channel (auto-zero) measured by short circuiting the input
- Bridge temperature signal measured by external and internal diode (pnjunction)
- Bridge temperature signal measured by bridge resistors
- Temperature measured by external thermistor
- Pre-amplified bridge sensor signal

The complete measurement cycle is controlled by the CMC. The cycle diagram at the right shows its principle structure.

The EEPROM adjustable parameters are

- Measurement count n (bits 9:7 in configuration word CFGCYC):
   n =<1, 2, 4, 8, 16, 32, 64, 128>
- Temperature 2 measurement enable, T2E=<0, 1>

After power-on, the start routine is called. It includes the bridge sensor and auto-zero measurement. It also measures the main temperature channel and its auto-zero if enabled.

Figure 2.	Measurement Cycle ZSC31050
<b></b>	Start Routine
	<b>↓</b> ◆
n	Bridge sensor measurement
1	Temp 1 auto-zero
n	Bridge sensor measurement
1	Temp 1 measurement
n	Bridge sensor measurement
1	Bridge sensor auto-zero
n ∗ T2E	Bridge sensor measurement
T2E	Temp 2 auto-zero
n ∗ T2E	Bridge sensor measurement
T2E	Temp 2 measurement
n	Bridge sensor measurement
1	Common mode voltage

#### 2.3.4 Analog-to-Digital Converter

The ADC is a charge-balancing converter using full differential switched capacitor technique. It can be used as a first or second order converter:

In the **first order** mode, the ADC is inherently monotone and insensitive against short and long term instability of the clock frequency. The conversion cycle time depends on the desired resolution and can be roughly calculated by equation (2):

$$t_{\text{CYC}_{1}} = 2^{r_{\text{ADC}}} \left[ \mu s \right] \tag{2}$$

The available ADC resolutions are  $r_{ADC} = <9, 10, 11, 12, 13, 14>$ .

In the **second order** mode, two conversions are stacked with the advantage of a much shorter conversion cycle time but with the drawback of a lower noise immunity caused by the shorter signal integration period. The conversion cycle time in this mode is roughly calculated by equation (3):

$$t_{\text{CYC}} = 2^{\left(\frac{r_{\text{ADC}}+3}{2}\right)} [\mu s]$$
 (3)

The available ADC resolutions are  $r_{ADC} = <11, 12, 13, 14, 15>$ .



The result of the AD conversion is a relative counter result corresponding to equation (4):

$$Z_{ADC} = 2^{r_{ADC}} \cdot \left( \frac{V_{ADC\_DIFF} + V_{ADC\_OFF}}{V_{ADC\_REF}} + 1 - RS_{ADC} \right)$$
(4)

Z<sub>ADC</sub> Number of counts; i.e., the result of the conversion)

V<sub>ADC\_DIFF</sub> Differential input voltage of ADC: (a<sub>IN</sub> \* V<sub>IN\_DIFF</sub>)

VADC\_REF Reference voltage of ADC: (VBR or VDDA)

VADC\_OFF Residual offset voltage of analog front-end to ADC

RS<sub>ADC</sub> Digital ADC range shift (RS<sub>ADC</sub> = 1/2, 3/4, 7/8, 15/16, controlled by EEPROM setting)

A sensor input signal can be shifted via the RS<sub>ADC</sub> value into the optimal input range of the ADC.

The potential at the VBR pin is used as the ADC's reference voltage V<sub>ADC\_REF</sub> in "V<sub>ADC\_REF</sub> = VBR" mode. The mode is determined by the CFGAPP:ADCREF configuration register in EPPROM as described in the *ZSC31050 Functional Description*. Sensor bridges with no ratiometric behavior (e.g., temperature-compensated bridges) that are supplied by a constant current, require the VDDA potential as V<sub>ADC\_REF</sub> and this can be adjusted in the configuration. If this mode is enabled, XZC cannot be used (adjustment=0), but it must be enabled (refer to the calculation spreadsheet *ZSC31050\_Bridge\_Current\_Excitation\_Rev\*.xls* for details).

**Note:** The AD conversion time (sample rate) is only part of the complete signal conditioning cycle.

Table 3. Output Resolution versus Sample Rate

ADC			Sample Rate fcon		
Order	r <sub>ADC</sub> §	Digital OUT	Analog OUT	r <sub>PWM</sub>	f <sub>CLK</sub> =2MHz
(O <sub>ADC</sub> )	(Bit)	(Bit)	(Bit)	(Bit)	(Hz)
	9	9	9	9	1302
	10	10	10	10	781
4	11	11	11	11	434
I	12	12	11	12	230
	13	13	11	12	115
	14	14	11	12	59
	10	10	10	10	3906
	11	11	11	11	3906
2	12	12	11	12	3906
2	13	13	11	12	1953
	14	14	11	12	1953
	15	15	11	12	977

<sup>§</sup> ADC resolution should be 1 to 2 bits higher than applied output resolution

## 2.4 System Control

The system control is started by the internal power-on reset (POR) using the internal clock generator or an external clock. It has the following features:

- Control of the I/O functions and the measurement cycle using the EEPROM-stored configuration settings.
- 16-bit correction calculation for each measurement signal using the EEPROM-stored calibration coefficients and ROM-based algorithms.
- Error checking: To increase safety, the EEPROM data are verified via an EEPROM signature during the initialization procedure and the registers of the CMC are continuously observed with a parity check. If an error is detected, the error flag of the CMC is set and the outputs are driven to a diagnostic value. See section 2.7.

**Note:** Conditioning options include up to third-order sensor input correction (de-rated). The available adjustment ranges depend on the specific calibration parameters; basically, offset compensation and linear correction are only limited by the loss of resolution the compensation will cause. The second-order correction is possible up to approximately 20% of the full-scale difference from a straight line; third-order is possible up to approximately 10% (ADC resolution = 13 bits). The temperature calibration includes first and second order correction, which should be sufficient in almost all applications. ADC resolution also affects calibration options – each additional bit of resolution reduces the calibration range by approximately 50%.

## 2.5 Output Stage

The ZSC31050 provides the following I/O pins: OUT, IO1, IO2, and SDA. The signal formats listed in Table 4 can be output via these pins: analog (voltage or current), PWM, data (SPI/I<sup>2</sup>C), alarm. The following values can be provided at the I/O pins: bridge sensor signal, temperature signal 1, temperature signal 2, and alarms.

**Note:** The alarm signals (Alarm 1 and Alarm 2) only apply to the bridge sensor signal; they cannot be used as an alarm for the temperature signal.

Because some pins are dual-purpose, there are restrictions on the possible combinations for outputs and interface connections. Table 4 gives an overview of valid combinations. For some combinations in the SPI Mode, pin assignments depend on whether the ZSC31050 is in the Command Mode (CM) or the Normal Operation Mode (NOM) as indicated in the "Mode" column (refer to the ZSC31050 Functional Description for more details).

Note: In the SPI Mode, the IO2 pin is used as the Slave Select, so no Alarm 2 can be output in this mode.

**Table 4. Output Configurations Overview** 

Configuration	S	IF		I/O Pin	s Used		Mode
Number	I <sup>2</sup> C	SPI	OUT	IO1	102	SDA	Wode
1	✓					Data I/O	
2	✓			ALARM1		Data I/O	
3	✓				ALARM2	Data I/O	
4	✓			ALARM1	ALARM2	Data I/O	
5	✓			PWM1		Data I/O	
6	✓			PWM1	ALARM2	Data I/O	
7	✓		Analog			Data I/O	
8	✓		Analog	ALARM1		Data I/O	
9	✓		Analog		ALARM2	Data I/O	
10	✓		Analog	ALARM1	ALARM2	Data I/O	
11	✓		Analog	PWM1		Data I/O	



Configuration	S	SIF		I/O Pin	is Used		M-d-
Number	I <sup>2</sup> C	SPI	OUT	I01	IO2	SDA	Mode
12	✓		Analog	PWM1	ALARM2	Data I/O	
13	✓		PWM2			Data I/O	
14	✓		PWM2	ALARM1		Data I/O	
15	✓		PWM2		ALARM2	Data I/O	
16	✓		PWM2	ALARM1	ALARM2	Data I/O	
17	✓		PWM2	PWM1		Data I/O	
18	✓		PWM2	PWM1	ALARM2	Data I/O	
19		<b>✓</b>		Data out (SDO)	Slave select	Data in	
20		<b>✓</b>		Data out (SDO)	Slave select	Data in	СМ
				ALARM1	-	-	NOM
21		<b>√</b>		Data out	Slave select	Data in	CM
21		V		PWM1	-	-	NOM
22		✓	Analog	Data out	Slave select	Data in	
23		<b>√</b>	Analan	Data out	Slave select	Data in	CM
23		V	Analog	ALARM1	-	-	NOM
24		<b>√</b>	Analaa	Data out	Slave select	Data in	CM
24		V	Analog	PWM1	-	-	NOM
25		✓	PWM2	Data out	Slave select	Data in	
00		<b>√</b>	PWM2	Data out	Slave select	Data in	CM
26			F VV IVI∠	ALARM1	-	-	NOM
27		<b>√</b>	PWM2	Data out	Slave select	Data in	CM
27			F VVIVI∠	PWM1	-	-	NOM



#### 2.5.1 Analog Output

For analog output, three 15-bit registers store the compensated measurement results for the bridge sensor signal and temperature measurements 1 and 2. Each register can be independently switched to either the digital-to-analog converter module (DAC) or the PWM module (see Figure 1) and then output via the FIO1 or FIO2 output module connected to the OUT or IO1 pin respectively according to Table 5. Refer to the ZSC31050 Functional Description for details.

**Table 5. Analog Output Configuration** 

Output Module	OUT	IO1
Voltage (DAC)	✓	
PWM	✓	✓

The voltage output module consists of an 11-bit resistor string DAC with a buffered output and a subsequent inverting amplifier with a class AB rail-to-rail operational amplifier. The two internal feedback networks are connected to the FBN and FBP pins. This structure offers wide flexibility for the output configuration; for example, voltage output, and 4mA to 20mA current loop output. Accidentally short-circuiting the analog output to VSS or VDDA does not damage the ZSC31050.

The PWM module outputs the analog measurement value via a stream of pulses with a duty cycle that is determined by the analog value. The PWM frequency depends on the resolution and clock divider settings. The maximum analog output resolution is 12 bits; however the maximum PWM frequency is 4kHz (9 bits). If both PWM2 and SPI protocol are activated (configuration numbers 25, 26, and 27 in Table 4), the output IO1 pin is shared between the PWM output and the SPI SDO output of the serial interface, and SPI interface communication (Command Mode) interrupts the PWM output.

#### 2.5.2 Comparator Module (ALARM Output)

The comparator module consists of two comparator channels that can be connected to IO1 and IO2. Each can be independently programmed for threshold, hysteresis, switching direction, and on/off delay. A window comparator mode is also available.

#### 2.5.3 Serial Digital Interface

The ZSC31050 includes a serial digital interface that is able to communicate in three different communication protocols: I<sup>2</sup>C, SPI, and ZACwire<sup>™</sup> (one-wire communication). In SPI mode, the IO2 pin operates as the slave-select input, and the IO1 pin is the data output (SDO).

#### **Initializing Communication**

After power-on for approximately 20ms (the start window), the ZSC31050 interface is in the ZACwire™ mode, which allows communication via the one-wire interface (the OUT pin).

If a proper communication request is detected during the start window, the interface stays in the ZACwire™ mode (the Command Mode). This state can be left by set commands or a new power-on.

If no request is received during the start window, then the serial interface switches to communication via either I<sup>2</sup>C or SPI mode depending on EEPROM settings. The OUT pin can be used as an analog output or as a PWM output depending on EEPROM settings. The start window can be disabled (or enabled) by a special EEPROM setting.

For a detailed description of the serial interfaces, see the ZSC31050 Functional Description.

### 2.6 Voltage Regulator

For 3V to 5V (±10%) ratiometric output applications, the external supply voltage can be used for sensor element biasing. If an absolute analog output is required, then the internal voltage regulator with an external power regulation element (JFET) can be used. The regulation is bandgap-reference-based and designed for an external supply voltage V<sub>SUPP</sub> in the range of 7V to 48V DC. The internal supply and sensor bridge voltage can be varied between 3V and 5.5V in four steps with the voltage regulator as determined by a configuration word in EEPROM.

### 2.7 Watchdog and Error Detection

The ZSC31050 detects various possible errors. A detected error is signaled by changing to a diagnostic mode. In this case, the analog output is set to the high or low level (maximum or minimum possible output value) depending on the error and the output registers of the digital serial interface are set to a correlated error code.

A watchdog continuously monitors the operation of the CMC and the progress of the measurement loop.

A continuous check of the sensor bridge for broken wires is done by two comparators monitoring the input voltage of each input [(VSSA + 0.5V) to (VDDA – 0.5V)]. The common mode voltage of the sensor is continuously monitored to detect sensor aging.


Different functions and blocks in the digital section are continuously monitored, including the RAM, ROM, EEPROM, and register contents.

See section 1.3.4 in the ZSC31050 Functional Description for a detailed description of all monitored blocks and methods of indicating errors.

# 3. Application Circuit Examples


#### Figure 3. Application Example 1

Typical ratiometric measurement with voltage output, temperature compensation via external diode, internal VDD regulator, and active sensor connection check (bridge must not be at VDDA)




## Figure 5. Application Example 3

Absolute voltage output, supply regulator (external JFET), constant current excitation of the sensor bridge, temperature compensation by bridge voltage drop measurement, internal VDD regulator without external capacitor




#### Figure 4. Application Example 2

0V to 10V output configuration with supply regulator (external JFET), temperature compensation via internal diode, and bridge in voltage mode




## Figure 6. Application Example 4

Ratiometric bridge differential signal measurement, 3–wire connection for end-of-line calibration at OUT pin (ZACwire™), additional temperature measurement with external thermistor, and PWM output at IO1 pin



#### Figure 7. Application Example 5

Two-wire 4mA to 20mA configuration (7 to 48 V), temperature compensation via internal diode



Note: It is possible to combine or separate connectivity of different application examples. For VDD generation, Renesas recommends using the internal supply voltage regulator with an external capacitor. Refer the ZSC31050 Application Note—Current Loop for use of supply voltage regulation features (non-ratiometric mode) and current loop output mode.

# 4. ESD/Latch-Up-Protection

All pins have an ESD protection of >2000V, except the VINN, VINP, and FBP pins, which have an ESD protection >1200V. All pins have a latch-up protection of  $\pm 100$ mA or +8V/-4V (relative to VSS/VSSA). Refer to section 5 for details and restrictions. ESD protection referenced to the Human Body Model is tested with devices in 16-SSOP packages during product qualification. The ESD test follows the Human Body Model with 1.5kOhm/100pF based on MIL 883, method 3015.7.



# 5. Pin Configuration and Package


Table 6. Pin Configuration

Pin	Name	Description	Remarks	Latch-up Related Application Circuit Restrictions and/or Remarks
1	VDDA	Positive analog supply voltage	Supply	
2	IN3	Resistive temperature sensor IN and external clock IN	Analog IN	Freely accessible by application (vulnerable to latch- up if specifications in section 4 are exceeded)
3	VGATE	Gate voltage for external regulator FET	Analog OUT	Only connection to external JFET
4	IO1	SPI data out or ALARM1 or PWM1 Output	Digital IO	Freely accessible by application
5	IO2	SPI slave select or ALARM2	Digital IO	Freely accessible by application
6	SCL	I <sup>2</sup> C clock or SPI clock	Digital IN, pull-up	Freely accessible by application
7	SDA	Data I/O for I <sup>2</sup> C or data IN for SPI	Digital I/O, pull-up	Freely accessible by application
8	VDD	Positive digital supply voltage	Supply	Only capacitor to VSS is allowed; otherwise no application access
9	FBN	Negative feedback connection output stage	Analog I/O	Freely accessible by application
10	OUT	Analog output or PWM2 output or one-wire interface I/O	Analog OUT or Digital I/O	Freely accessible by application
11	FBP	Positive feedback connection output stage	Analog I/O	Freely accessible by application
12	IR_TEMP	Current source resistor I/O and temperature diode in	Analog I/O	Circuitry secures potential is within VSS-VDDA range; otherwise no application access
13	VBR	Bridge top sensing in bridge current out	Analog I/O	Only short to VDDA or connection to sensor bridge; otherwise no application access
14	VINP	Positive input from sensor bridge	Analog IN	Freely accessible by application
15	VSS	Negative supply voltage	Ground	
16	VINN	Negative input from sensor bridge	Analog IN	Freely accessible by application



The standard package for the ZSC31050 is a 16-SSOP (5.3mm body width) with lead-pitch 0.65mm:

Figure 8. Pin Configuration



## 6. Reliability

The ZSC31050 is qualified according to the AEC-Q100 standard, operating temperature grade 0. A fit rate < 5fit (temp=55°C, S=60%) is guaranteed. A typical fit rate of the C7A technology that is used for the ZSC31050 is 2.5fit.

#### 7. Customization

For high-volume applications that require an upgraded or downgraded functionality compared to the ZSC31050, Renesas can customize the circuit design by adding or removing certain functional blocks.

Renesas has a considerable library of sensor-dedicated circuitry blocks that enables Renesas to provide a custom solution quickly. Please contact Renesas for further information.



# 8. Ordering Information

Product Code	Description	Package		
ZSC31050FEB	ZSC31050 Die — Temperature range: -40°C to +150°C Unsawn on Wafer			
ZSC31050FEC	ZSC31050 Die — Temperature range: -40°C to +150°C	Sawn on Wafer Frame		
ZSC31050FEG1	ZSC31050 16-SSOP — Temperature range: -40°C to +150°C  Tube: add "-T" to sales concept and "-R"			
ZSC31050FAB	ZSC31050 Die — Temperature range: -40°C to +125°C	Unsawn on Wafer		
ZSC31050FAC	ZSC31050 Die — Temperature range: -40°C to +125°C	Sawn on Wafer Frame		
ZSC31050FAG1	ZSC31050 16-SSOP — Temperature range: -40°C to +125°C	Tube: add "-T" to sales code Reel: add "-R"		
ZSC31050FIB	ZSC31050 Die — Temperature range: -25°C to +85°C	Unsawn on Wafer		
ZSC31050FIC	ZSC31050 Die — Temperature range: -25°C to +85°C	Sawn on Wafer Frame		
ZSC31050FIG1	ZSC31050 16-SSOP — Temperature range: -25°C to +85°C	Tube: add "-T" to sales code Reel: add "-R"		
ZSC31050KITV3P1	ZSC31050 SSC Evaluation Kit V3.1: ZSC31050 Evaluation Board, SSC Communication Board, SSC Sensor Replacement Board, five ZSC31050 16-SSOP samples. Software is downloadable.			
ZSC31050MCSV1P1	Modular Mass Calibration System (MSC) V1.1 for ZSC31050: Four Mass Calibration Boards; SSC Communication Board; four ZSC31050 Mass Calibration Reference Boards, each with a ZSC31050 sample mounted; 30m 10-wire flat cable; 100 connectors. Software is downloadable.			

## 9. Related Documents

Visit the ZSC31050 product page (<u>www.IDT.com/ZSC31050</u>) or contact your nearest sales office for the latest version of this document and related documents.



# 10. Glossary

Term	Description
ADC	Analog-to-Digital Converter
AFE	Analog Front-End
СМС	Calibration Microcontroller
CMOS	Complementary Metal Oxide Semiconductor
DNL	Differential Nonlinearity
ESD	Electrostatic Device
FIO	Flexible Input/Output
FSO	Full Scale Output
IC	Integrated Circuit
INL	Integral Nonlinearity
MUX	Multiplexer
PGA	Programmable Gain Amplifier
POC	Power On Control
PWM	Pulse Width Modulation
PTC	Positive Temperature Coefficient
SIF	Serial Interface
T2E	Temperature 2 Measurement
TS	Temperature Sensor
XZC	Extended Zero-Point Compensation

# 11. Revision History

Date	Description					
January 14, 2022	Updated PWM Frequency table in section 1.3.2.					
March 18, 2020	<ul> <li>Updated the paragraph before formula 1 in section 2.3.2.</li> </ul>					
February 13, 2017	<ul> <li>Revision of maximum voltage supply range with external JFET from original 40V to revised specification 48V.</li> <li>Updates for part codes.</li> <li>Minor edits and formatting changes.</li> </ul>					
January 20, 2016	Changed to IDT branding.					
July 27, 2015 (Rev. 1.21)	<ul> <li>Update for order codes for ZSC31050 SSC Evaluation Kit.</li> <li>Update for contact information.</li> </ul>					
May 11, 2014 (Rev. 1.20)	<ul> <li>Product has passed AEC-Q100 at temperature grade 0 (-40°C to 150°C). Related updates to page 2 and section 6.</li> <li>Update for contact information.</li> </ul>					
April 7, 2014 (Rev. 1.15)	Related documents updated.					
December 11, 2013 (Rev. 1.14)	Update for part ordering tables: Mass Calibration Kit no longer includes DVD of software. Software is now downloaded from website to ensure user has the latest version of the software.					
October 14, 2013 (Rev. 1.13)	<ul> <li>Specification 1.2.4 for data retention for EEPROM changed to <i>minimum</i> 15 years.</li> <li>Specification 1.3.4 added for ADC input range.</li> <li>Added note to section 1.3.1 that first-order configuration of the ADC cannot be used with 15-bit resolution.</li> <li>Specification 1.4.7.3 updated to remove condition of current-loop output, etc.</li> <li>Minor edits for clarity.</li> </ul>					
July 7, 2013 (Rev. 1.12)	<ul> <li>Addition of RB and C4 in to the current loop application circuit (Figure 7).</li> <li>Changed absolute maximum ratings for I<sup>2</sup>C interface.</li> <li>Updated contact information and imagery for cover and headers.</li> <li>Correction of equation (4).</li> <li>Removal of ZSC31050FCxx part numbers.</li> <li>Minor edits.</li> </ul>					
July 29, 2010 (Rev. 1.11)	<ul> <li>Changed "Application Circuit Examples" in Figure 3 and Figure 7.</li> <li>Addition of current consumption in feature sheet area.</li> <li>New style for equation in section 2.3.2 and 2.3.4.</li> <li>Correction of calculation formula for Z<sub>ADC</sub> in section 2.3.4.</li> <li>Minor edits to RS<sub>ADC</sub> formula in section 2.3.4.</li> <li>Update of product name from ZMD31050 to ZSC31050.</li> </ul>					
February 18, 2010 (Rev. 1.10)	<ul> <li>Changed CD to DVD in ordering code.</li> <li>Removed die/package option "F."</li> <li>Minor edits.</li> </ul>					



Date	Description			
February 16, 2010	<ul> <li>Addition of units for 1.4.1.2 and change in symbol for 1.5.2.1.</li> </ul>			
(Rev. 1.08-1.09)	Addition of new design for block diagram and all application schematics.			
	<ul> <li>Update for glossary. Addition of CM/nom information's in Table 4.</li> </ul>			
	Update for phone number for ZMD Far East, Ltd.			
	Update for ordering codes description.			
	Minor edits.			
November 30, 2009	Reformatted for new ZMDI template.			
(Rev. 1.07)	<ul> <li>Addition of "ZSC31050 Feature Sheet" section on pages 2 and 3.</li> </ul>			
	Addition of ordering codes for ZSC31050 and Evaluation Kits.			
October 2009	Update to "Related Documents" and "Document Revision History."			
(Rev. 1.05-1.06)	Update of company references for ZMDI.			
	New format for revision numbering in footer.			
September 2009	Reformatted with new ZMDI template.			
(Rev. 1.04)				
1.03	Note 4 "Default Configuration" added in 5.4.			
	Overall accuracy / values and conditions for current loop output added in 5.4.7.3.			
	Reliability / fit rate values added in section 6.			
1.01-1.02	Headlines and footnotes at all pages updated.			
	Input capacitance of digital interface pins added in 5.5.1.7.			
1.00	First release of document.			